Searched defs:IRQ_TIMER0 (Results 26 - 36 of 36) sorted by relevance

12

/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf538/include/mach/
H A Dirq.h59 #define IRQ_TIMER0 BFIN_IRQ(16) /* Timer 0 */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-s3c2410/include/mach/
H A Dirqs.h37 #define IRQ_TIMER0 S3C2410_IRQ(10) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/arm/mach-s3c64xx/include/mach/
H A Dirqs.h142 #define IRQ_TIMER0 S3C64XX_TIMER_IRQ(0) macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf518/include/mach/
H A Dirq.h76 #define IRQ_TIMER0 BFIN_IRQ(32) /* Timer 0 */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf527/include/mach/
H A Dirq.h74 #define IRQ_TIMER0 BFIN_IRQ(32) /* Timer 0 */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf518/include/mach/
H A Dirq.h76 #define IRQ_TIMER0 BFIN_IRQ(32) /* Timer 0 */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf527/include/mach/
H A Dirq.h74 #define IRQ_TIMER0 BFIN_IRQ(32) /* Timer 0 */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf561/include/mach/
H A Dirq.h171 #define IRQ_TIMER0 (IVG_BASE + 35) /* TIMER 0 Interrupt */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf561/include/mach/
H A Dirq.h171 #define IRQ_TIMER0 (IVG_BASE + 35) /* TIMER 0 Interrupt */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6/arch/blackfin/mach-bf548/include/mach/
H A Dirq.h125 #define IRQ_TIMER0 BFIN_IRQ(86) /* Timer 0 Interrupt */ macro
/asuswrt-rt-n18u-9.0.0.4.380.2695/release/src-rt-6.x.4708/linux/linux-2.6.36/arch/blackfin/mach-bf548/include/mach/
H A Dirq.h125 #define IRQ_TIMER0 BFIN_IRQ(86) /* Timer 0 Interrupt */ macro

Completed in 257 milliseconds

12