| /netbsd-current/external/apache2/llvm/dist/llvm/lib/MCA/ |
| H A D | Pipeline.cpp | 60 InstRef IR; local
|
| /netbsd-current/external/apache2/llvm/dist/llvm/lib/MCA/Stages/ |
| H A D | MicroOpQueueStage.cpp | 22 InstRef IR = Buffer[CurrentInstructionSlotIdx]; local
46 Error MicroOpQueueStage::execute(InstRef &IR) { argument
|
| H A D | InstructionTables.cpp | 22 Error InstructionTables::execute(InstRef &IR) { argument
|
| H A D | RetireStage.cpp | 49 llvm::Error RetireStage::execute(InstRef &IR) { argument
|
| H A D | ExecuteStage.cpp | 53 Error ExecuteStage::issueInstruction(InstRef &IR) { argument
81 InstRef IR = HWS.select(); local
161 verifyInstructionEliminated(const InstRef &IR) argument
173 handleInstructionEliminated(InstRef &IR) argument
186 execute(InstRef &IR) argument
252 notifyInstructionIssued( const InstRef &IR, MutableArrayRef<std::pair<ResourceRef, ResourceCycles>> Used) const argument
272 notifyReservedOrReleasedBuffers(const InstRef &IR, bool Reserved) const argument
[all...] |
| H A D | DispatchStage.cpp | 38 void DispatchStage::notifyInstructionDispatched(const InstRef &IR, argument
78 dispatch(InstRef IR) argument
176 execute(InstRef &IR) argument
[all...] |
| H A D | InOrderIssueStage.cpp | 55 static bool hasResourceHazard(const ResourceManager &RM, const InstRef &IR) { argument
64 static unsigned findLastWriteBackCycle(const InstRef &IR) { argument
77 static unsigned findFirstWriteBackCycle(const InstRef &IR) { argument
92 checkRegisterHazard(const RegisterFile &PRF, const MCSchedModel &SM, const MCSubtargetInfo &STI, const InstRef &IR) argument
[all...] |
| /netbsd-current/external/apache2/llvm/dist/llvm/lib/MCA/HardwareUnits/ |
| H A D | RetireControlUnit.cpp | 43 unsigned RetireControlUnit::dispatch(const InstRef &IR) { argument
|
| H A D | LSUnit.cpp | 69 unsigned LSUnit::dispatch(const InstRef &IR) { argument
204 void LSUnitBase::onInstructionExecuted(const InstRef &IR) { argument
213 void LSUnitBase::onInstructionRetired(const InstRef &IR) { argument
232 onInstructionExecuted(const InstRef &IR) argument
[all...] |
| H A D | Scheduler.cpp | 40 Scheduler::Status Scheduler::isAvailable(const InstRef &IR) { argument
70 issueInstructionImpl( InstRef &IR, SmallVectorImpl<std::pair<ResourceRef, ResourceCycles>> &UsedResources) argument
99 issueInstruction( InstRef &IR, SmallVectorImpl<std::pair<ResourceRef, ResourceCycles>> &UsedResources, SmallVectorImpl<InstRef> &PendingInstructions, SmallVectorImpl<InstRef> &ReadyInstructions) argument
124 InstRef &IR = *I; local
160 InstRef &IR = *I; local
195 InstRef &IR = ReadySet[I]; local
221 InstRef &IR = *I; local
300 dispatch(InstRef &IR) argument
[all...] |
| /netbsd-current/external/apache2/llvm/dist/llvm/include/llvm/IR/ |
| H A D | PassManagerImpl.h | 36 AnalysisManager<IRUnitT, ExtraArgTs...>::clear(IRUnitT &IR, argument
54 getResultImpl( AnalysisKey *ID, IRUnitT &IR, ExtraArgTs... ExtraArgs) argument
89 invalidate( IRUnitT &IR, const PreservedAnalyses &PA) argument
[all...] |
| H A D | PassInstrumentation.h | 241 runAfterPass(const PassT &Pass, const IRUnitT &IR, const PreservedAnalyses &PA) const argument
[all...] |
| /netbsd-current/external/apache2/llvm/dist/llvm/include/llvm/MCA/HardwareUnits/ |
| H A D | RetireControlUnit.h | 52 InstRef IR; member in struct:llvm::mca::RetireControlUnit::RUToken
|
| /netbsd-current/external/apache2/llvm/dist/llvm/include/llvm/MCA/Stages/ |
| H A D | Stage.h | 70 Error moveToTheNextStage(InstRef &IR) { argument
|
| /netbsd-current/external/apache2/llvm/dist/clang/tools/clang-fuzzer/handle-llvm/ |
| H A D | handle_llvm.cpp | 96 static std::string OptLLVM(const std::string &IR, CodeGenOpt::Level OLvl) { argument
154 CreateAndRunJITFunc(const std::string &IR, CodeGenOpt::Level OLvl) argument
212 HandleLLVM(const std::string &IR, const std::vector<const char *> &ExtraArgs) argument
[all...] |
| /netbsd-current/sys/arch/alpha/pci/ |
| H A D | pci_1000a.c | 189 #define IR(h) bus_space_read_2(mystery_icu_iot, mystery_icu_ioh[h], 0) macro
|
| H A D | pci_1000.c | 171 #define IR() bus_space_read_2(another_mystery_icu_iot, \ macro
|
| /netbsd-current/external/apache2/llvm/dist/llvm/lib/Passes/ |
| H A D | StandardInstrumentations.cpp | 192 unwrapModule(Any IR, bool Force = false) argument
260 getIRName(Any IR) argument
[all...] |
| /netbsd-current/external/apache2/llvm/dist/clang/lib/AST/ |
| H A D | ComputeDependence.cpp | 422 OMPIteratorExpr::IteratorRange IR = E->getIteratorRange(I); local
|
| /netbsd-current/external/gpl3/gdb.old/dist/sim/mips/ |
| H A D | cp1.h | 61 #define IR 0 /* I: Inexact Result */ macro
|
| /netbsd-current/external/gpl3/gdb/dist/sim/mips/ |
| H A D | cp1.h | 67 #define IR 0 /* I: Inexact Result */ macro
|
| /netbsd-current/external/apache2/llvm/dist/llvm/include/llvm/MCA/ |
| H A D | HWEventListener.h | 59 const InstRef &IR; member in class:llvm::mca::HWInstructionEvent
65 HWInstructionIssuedEvent(const InstRef &IR, argument
74 HWInstructionDispatchedEvent(const InstRef &IR, ArrayRef<unsigned> Regs, argument
95 HWInstructionRetiredEvent(const InstRef &IR, ArrayRef<unsigned> Regs) argument
126 const InstRef &IR; member in class:llvm::mca::HWStallEvent
[all...] |
| /netbsd-current/external/apache2/llvm/dist/llvm/include/llvm/Transforms/Scalar/ |
| H A D | LoopPassManager.h | 358 runSinglePass( IRUnitT &IR, PassT &Pass, LoopAnalysisManager &AM, LoopStandardAnalysisResults &AR, LPMUpdater &U, PassInstrumentation &PI) argument
[all...] |
| /netbsd-current/external/apache2/llvm/dist/llvm/lib/Transforms/IPO/ |
| H A D | Inliner.cpp | 255 InlineResult IR = InlineFunction(CB, IFI, &AAR, InsertLifetime); local
[all...] |
| /netbsd-current/external/apache2/llvm/dist/llvm/tools/llvm-mca/Views/ |
| H A D | TimelineView.cpp | 41 void TimelineView::onReservedBuffers(const InstRef &IR, argument
|