Searched defs:GICD_ISENABLERn (Results 1 - 1 of 1) sorted by relevance

/netbsd-current/sys/arch/arm/cortex/
H A Dgic_reg.h126 #define GICD_ISENABLERn(n) (0x100+4*(n)) // Interrupt Set-Enable Registers macro

Completed in 90 milliseconds