Searched defs:GICD_ICENABLERn (Results 1 - 1 of 1) sorted by relevance

/netbsd-current/sys/arch/arm/cortex/
H A Dgic_reg.h127 #define GICD_ICENABLERn(n) (0x180+4*(n)) // Interrupt Clear-Enable Registers macro

Completed in 183 milliseconds