| /freebsd-12-stable/contrib/llvm-project/clang/utils/TableGen/ |
| H A D | ClangDataCollectorsEmitter.cpp | 8 const auto &Defs = RK.getClasses(); local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | CTagsEmitter.cpp | 66 const auto &Defs = Records.getDefs(); local
|
| H A D | CodeGenTarget.cpp | 578 std::vector<Record*> Defs = RC.getAllDerivedDefinitions("Intrinsic"); local
|
| H A D | InstrInfoEmitter.cpp | 542 std::vector<Record*> Defs = Inst->getValueAsListOfDefs("Defs"); local
|
| H A D | GICombinerEmitter.cpp | 351 DagInit *Defs = TheDef.getValueAsDag("Defs"); local
[all...] |
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCBoolRetToInt.cpp | 73 SmallPtrSet<Value *, 8> Defs; local
220 auto Defs = findAllDefs(U); local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/CodeGen/ |
| H A D | MachineInstrBundle.cpp | 147 SmallVector<MachineOperand*, 4> Defs; local
|
| H A D | LiveRangeCalc.cpp | 587 isJointlyDominated(const MachineBasicBlock *MBB, ArrayRef<SlotIndex> Defs, const SlotIndexes &Indexes) argument
|
| H A D | MachineCopyPropagation.cpp | 649 SmallVector<unsigned, 2> Defs; local
|
| H A D | LiveVariables.cpp | 566 SmallVector<unsigned, 4> Defs; local
443 HandlePhysRegDef(unsigned Reg, MachineInstr *MI, SmallVectorImpl<unsigned> &Defs) argument
486 UpdatePhysRegDefs(MachineInstr &MI, SmallVectorImpl<unsigned> &Defs) argument
500 runOnInstr(MachineInstr &MI, SmallVectorImpl<unsigned> &Defs) argument
768 DenseSet<unsigned> Defs, Kills; local
[all...] |
| H A D | RDFLiveness.cpp | 158 SetVector<NodeId> Defs; local
269 getAllReachingDefsRec(RegisterRef RefRR, NodeAddr<RefNode*> RefA, NodeSet &Visited, const NodeSet &Defs) argument
275 getAllReachingDefsRecImpl(RegisterRef RefRR, NodeAddr<RefNode*> RefA, NodeSet &Visited, const NodeSet &Defs, unsigned Nest, unsigned MaxNest) argument
[all...] |
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/ExecutionEngine/Orc/ |
| H A D | CompileOnDemandLayer.cpp | 242 emitPartition( MaterializationResponsibility R, ThreadSafeModule TSM, IRMaterializationUnit::SymbolNameToDefinitionMap Defs) argument
|
| /freebsd-12-stable/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | ScheduleDAGInstrs.h | 167 Reg2SUnitsMap Defs; member in class:llvm::ScheduleDAGInstrs
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIFormMemoryClauses.cpp | 208 canBundle(const MachineInstr &MI, RegUse &Defs, RegUse &Uses) const argument
264 collectRegUses(const MachineInstr &MI, RegUse &Defs, RegUse &Uses) const argument
292 processRegUses(const MachineInstr &MI, RegUse &Defs, RegUse &Uses, GCNDownwardRPTracker &RPT) argument
337 RegUse Defs, Uses; local
[all...] |
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | Thumb2ITBlockPass.cpp | 81 static void TrackDefUses(MachineInstr *MI, RegisterSet &Defs, RegisterSet &Uses, argument
196 RegisterSet Defs, Uses; local
136 MoveCopyOutOfITBlock(MachineInstr *MI, ARMCC::CondCodes CC, ARMCC::CondCodes OCC, RegisterSet &Defs, RegisterSet &Uses) argument
[all...] |
| H A D | A15SDOptimizer.cpp | 594 SmallVector<unsigned, 8> Defs = getReadDPRs(MI); local
|
| H A D | ARMLowOverheadLoops.cpp | 305 SmallSet<int, 2> Defs; local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonBitSimplify.cpp | 271 RegisterSet Defs; local
289 getInstrDefs(const MachineInstr &MI, RegisterSet &Defs) argument
[all...] |
| H A D | HexagonRDFOpt.cpp | 256 NodeList Defs; local
|
| H A D | HexagonBlockRanges.cpp | 313 RegisterSet Defs, Clobbers; local
|
| H A D | HexagonGenMux.cpp | 100 BitVector Defs, Uses; member in struct:__anon5164::HexagonGenMux::DefUseInfo
158 void HexagonGenMux::getDefsUses(const MachineInstr *MI, BitVector &Defs, argument
[all...] |
| H A D | HexagonOptAddrMode.cpp | 217 NodeSet Visited, Defs; local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Hexagon/MCTargetDesc/ |
| H A D | HexagonMCChecker.cpp | 496 unsigned Defs = HexagonMCInstrInfo::getDesc(MCII, Inst).getNumDefs(); local
[all...] |
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/IR/ |
| H A D | SafepointIRVerifier.cpp | 744 const auto &Defs = BBS->Contribution; local
|
| /freebsd-12-stable/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsDelaySlotFiller.cpp | 136 BitVector Defs, Uses; member in class:__anon5253::RegDefsUses
202 SmallPtrSet<ValueType, 4> Uses, Defs; member in class:__anon5253::MemDefsUses
[all...] |