Searched defs:CPU (Results 1 - 25 of 86) sorted by relevance

1234

/freebsd-11.0-release/contrib/llvm/lib/Target/XCore/
H A DXCoreSubtarget.cpp28 XCoreSubtarget::XCoreSubtarget(const Triple &TT, const std::string &CPU, argument
/freebsd-11.0-release/contrib/llvm/lib/Target/BPF/
H A DBPFSubtarget.cpp28 BPFSubtarget::BPFSubtarget(const Triple &TT, const std::string &CPU, argument
H A DBPFTargetMachine.cpp39 BPFTargetMachine(const Target &T, const Triple &TT, StringRef CPU, StringRef FS, const TargetOptions &Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL) argument
/freebsd-11.0-release/contrib/llvm/lib/Target/MSP430/
H A DMSP430Subtarget.cpp29 MSP430Subtarget::initializeSubtargetDependencies(StringRef CPU, StringRef FS) { argument
34 MSP430Subtarget::MSP430Subtarget(const Triple &TT, const std::string &CPU, argument
H A DMSP430TargetMachine.cpp28 MSP430TargetMachine(const Target &T, const Triple &TT, StringRef CPU, StringRef FS, const TargetOptions &Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL) argument
/freebsd-11.0-release/contrib/llvm/lib/CodeGen/
H A DLLVMTargetMachine.cpp74 LLVMTargetMachine(const Target &T, StringRef DataLayoutString, const Triple &TT, StringRef CPU, StringRef FS, TargetOptions Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL) argument
H A DParallelCG.cpp28 codegen(Module *M, llvm::raw_pwrite_stream &OS, const Target *TheTarget, StringRef CPU, StringRef Features, const TargetOptions &Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL, TargetMachine::CodeGenFileType FileType) argument
43 splitCodeGen(std::unique_ptr<Module> M, ArrayRef<llvm::raw_pwrite_stream *> OSs, StringRef CPU, StringRef Features, const TargetOptions &Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL, TargetMachine::CodeGenFileType FileType) argument
/freebsd-11.0-release/contrib/llvm/include/llvm/CodeGen/
H A DCommandFlags.h336 static inline void setFunctionAttributes(StringRef CPU, StringRef Features, argument
/freebsd-11.0-release/contrib/llvm/tools/clang/include/clang/Basic/
H A DTargetOptions.h31 std::string CPU; member in class:clang::TargetOptions
/freebsd-11.0-release/contrib/llvm/lib/Target/CppBackend/
H A DCPPTargetMachine.h26 CPPTargetMachine(const Target &T, const Triple &TT, StringRef CPU, argument
/freebsd-11.0-release/contrib/llvm/lib/Target/Hexagon/
H A DHexagonSubtarget.cpp63 HexagonSubtarget::initializeSubtargetDependencies(StringRef CPU, StringRef FS) { argument
91 HexagonSubtarget::HexagonSubtarget(const Triple &TT, StringRef CPU, argument
H A DHexagonTargetMachine.cpp149 std::string CPU = !CPUAttr.hasAttribute(Attribute::None) local
129 HexagonTargetMachine(const Target &T, const Triple &TT, StringRef CPU, StringRef FS, const TargetOptions &Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL) argument
/freebsd-11.0-release/contrib/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonELFObjectWriter.cpp26 StringRef CPU; member in class:__anon2882::HexagonELFObjectWriter
246 createHexagonELFObjectWriter(raw_pwrite_stream &OS, uint8_t OSABI, StringRef CPU) argument
/freebsd-11.0-release/contrib/llvm/lib/Target/NVPTX/
H A DNVPTXSubtarget.cpp29 NVPTXSubtarget &NVPTXSubtarget::initializeSubtargetDependencies(StringRef CPU, argument
46 NVPTXSubtarget::NVPTXSubtarget(const Triple &TT, const std::string &CPU, argument
/freebsd-11.0-release/contrib/llvm/lib/Target/Sparc/
H A DSparcSubtarget.cpp29 SparcSubtarget &SparcSubtarget::initializeSubtargetDependencies(StringRef CPU, argument
52 SparcSubtarget::SparcSubtarget(const Triple &TT, const std::string &CPU, argument
/freebsd-11.0-release/contrib/llvm/lib/Target/SystemZ/
H A DSystemZSubtarget.cpp26 SystemZSubtarget::initializeSubtargetDependencies(StringRef CPU, StringRef FS) { argument
35 SystemZSubtarget::SystemZSubtarget(const Triple &TT, const std::string &CPU, argument
/freebsd-11.0-release/contrib/llvm/lib/Target/WebAssembly/
H A DWebAssemblySubtarget.cpp39 WebAssemblySubtarget(const Triple &TT, const std::string &CPU, const std::string &FS, const TargetMachine &TM) argument
/freebsd-11.0-release/contrib/llvm/lib/Target/BPF/MCTargetDesc/
H A DBPFAsmBackend.cpp96 createBPFAsmBackend(const Target &T, const MCRegisterInfo &MRI, const Triple &TT, StringRef CPU) argument
102 createBPFbeAsmBackend(const Target &T, const MCRegisterInfo &MRI, const Triple &TT, StringRef CPU) argument
/freebsd-11.0-release/contrib/llvm/lib/Target/MSP430/MCTargetDesc/
H A DMSP430MCTargetDesc.cpp47 createMSP430MCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS) { argument
/freebsd-11.0-release/contrib/llvm/lib/Target/NVPTX/MCTargetDesc/
H A DNVPTXMCTargetDesc.cpp48 createNVPTXMCSubtargetInfo(const Triple &TT, StringRef CPU, StringRef FS) { argument
/freebsd-11.0-release/contrib/llvm/lib/Target/Sparc/MCTargetDesc/
H A DSparcAsmBackend.cpp300 createSparcAsmBackend(const Target &T, const MCRegisterInfo &MRI, const Triple &TT, StringRef CPU) argument
/freebsd-11.0-release/contrib/llvm/tools/clang/lib/Basic/
H A DTargetInfo.cpp315 initFeatureMap( llvm::StringMap<bool> &Features, DiagnosticsEngine &Diags, StringRef CPU, const std::vector<std::string> &FeatureVec) const argument
/freebsd-11.0-release/contrib/llvm/lib/MC/
H A DMCSubtargetInfo.cpp20 static FeatureBitset getFeatures(StringRef CPU, StringRef FS, argument
27 void MCSubtargetInfo::InitMCProcessorInfo(StringRef CPU, StringRef FS) { argument
35 void MCSubtargetInfo::setDefaultFeatures(StringRef CPU, StringRef FS) { argument
[all...]
/freebsd-11.0-release/contrib/llvm/lib/Target/AArch64/
H A DAArch64Subtarget.cpp50 AArch64Subtarget::AArch64Subtarget(const Triple &TT, const std::string &CPU, argument
H A DAArch64TargetMachine.cpp145 std::string CPU = !CPUAttr.hasAttribute(Attribute::None) local
123 AArch64TargetMachine(const Target &T, const Triple &TT, StringRef CPU, StringRef FS, const TargetOptions &Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL, bool LittleEndian) argument
166 AArch64leTargetMachine( const Target &T, const Triple &TT, StringRef CPU, StringRef FS, const TargetOptions &Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL) argument
174 AArch64beTargetMachine( const Target &T, const Triple &TT, StringRef CPU, StringRef FS, const TargetOptions &Options, Reloc::Model RM, CodeModel::Model CM, CodeGenOpt::Level OL) argument

Completed in 208 milliseconds

1234