Searched defs:CLK_PLL (Results 1 - 3 of 3) sorted by relevance

/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/arm/plat-brcm/include/mach/
H A Dclkdev.h20 CLK_XTAL, CLK_GATE, CLK_PLL, CLK_DIV, CLK_PHA enumerator in enum:clk::__anon8087
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/arm/mach-davinci/
H A Dclock.h107 #define CLK_PLL BIT(4) /* PLL-derived clock */ macro
/netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/media/video/
H A Dstk-sensor.c109 #define CLK_PLL 0x80 /* Enable internal PLL */ macro

Completed in 186 milliseconds