/freebsd-10-stable/contrib/llvm/include/llvm/ADT/ |
H A D | SparseBitVector.h | 57 BitWord Bits[BITWORDS_PER_ELEMENT]; member in struct:llvm::SparseBitVectorElement [all...] |
H A D | PackedVector.h | 30 static T getValue(const BitVectorTy &Bits, unsigned Idx) { argument 37 static void setValue(BitVectorTy &Bits, unsigned Idx, T val) { argument 47 static T getValue(const BitVectorTy &Bits, unsigned Idx) { argument 56 static void setValue(BitVectorTy &Bits, unsigned Idx, T val) { argument 77 BitVectorTy Bits; member in class:llvm::PackedVector [all...] |
H A D | BitVector.h | 32 BitWord *Bits; // Actual bits. member in class:llvm::BitVector [all...] |
H A D | FoldingSet.h | 297 SmallVector<unsigned, 32> Bits; member in class:llvm::FoldingSetNodeID
|
H A D | SmallBitVector.h | 180 uintptr_t Bits = getSmallBits(); local 215 uintptr_t Bits = getSmallBits(); local 231 uintptr_t Bits = getSmallBits(); local [all...] |
/freebsd-10-stable/contrib/llvm/lib/IR/ |
H A D | DataLayout.cpp | 197 static unsigned inBytes(unsigned Bits) { argument
|
/freebsd-10-stable/contrib/llvm/lib/Target/ARM/ |
H A D | ARMSubtarget.cpp | 250 uint64_t Bits = getFeatureBits(); local
|
H A D | ARMTargetTransformInfo.cpp | 153 unsigned Bits = Ty->getPrimitiveSizeInBits(); local
|
/freebsd-10-stable/contrib/llvm/lib/Target/Sparc/MCTargetDesc/ |
H A D | SparcMCCodeEmitter.cpp | 73 unsigned Bits = getBinaryCodeForInstr(MI, Fixups); local
|
/freebsd-10-stable/contrib/llvm/lib/Target/SystemZ/MCTargetDesc/ |
H A D | SystemZMCCodeEmitter.cpp | 95 uint64_t Bits = getBinaryCodeForInstr(MI, Fixups); local
|
/freebsd-10-stable/contrib/llvm/lib/MC/ |
H A D | SubtargetFeature.cpp | 189 void SetImpliedBits(uint64_t &Bits, const SubtargetFeatureKV *FeatureEntry, argument 208 void ClearImpliedBits(uint64_t &Bits, const SubtargetFeatureKV *FeatureEntry, argument 226 SubtargetFeatures::ToggleFeature(uint64_t Bits, const StringRef Feature, argument 275 uint64_t Bits = 0; // Resulting bits local [all...] |
/freebsd-10-stable/contrib/llvm/lib/TableGen/ |
H A D | TGParser.h | 36 std::vector<unsigned> Bits; member in struct:llvm::LetRecord
|
H A D | TGLexer.h | 46 Bit, Bits, Class, Code, Dag, Def, Foreach, Defm, Field, In, Int, Let, List, enumerator in enum:llvm::tgtok::TokKind
|
/freebsd-10-stable/contrib/llvm/tools/llvm-bcanalyzer/ |
H A D | llvm-bcanalyzer.cpp | 470 static void PrintSize(double Bits) { argument 473 static void PrintSize(uint64_t Bits) { argument
|
/freebsd-10-stable/contrib/llvm/include/llvm/Support/ |
H A D | MathExtras.h | 479 inline double BitsToDouble(uint64_t Bits) { argument 490 inline float BitsToFloat(uint32_t Bits) { argument
|
/freebsd-10-stable/contrib/llvm/lib/Target/AArch64/ |
H A D | AArch64BranchFixupPass.cpp | 86 unsigned Bits = Unalign ? Unalign : KnownBits; local 289 unsigned Bits = 0; local
|
H A D | AArch64InstrInfo.cpp | 642 uint64_t Bits = static_cast<uint64_t>(abs64(NumBytes)); local [all...] |
H A D | AArch64ISelDAGToDAG.cpp | 217 uint32_t Bits; local
|
/freebsd-10-stable/contrib/llvm/lib/Target/AArch64/Utils/ |
H A D | AArch64BaseInfo.cpp | 787 uint32_t Bits; local 799 A64SysReg::SysRegMapper::toString(uint32_t Bits, bool &Valid) const { argument 899 uint64_t Bits= Val.bitcastToAPInt().getLimitedValue(); local 946 isLogicalImm(unsigned RegWidth, uint64_t Imm, uint32_t &Bits) argument 1021 isLogicalImmBits(unsigned RegWidth, uint32_t Bits, uint64_t &Imm) argument [all...] |
/freebsd-10-stable/contrib/llvm/tools/clang/include/clang/AST/ |
H A D | TemplateName.h | 59 struct BitsTag Bits; member in union:clang::UncommonTemplateNameStorage::__anon2949
|
/freebsd-10-stable/contrib/llvm/utils/TableGen/ |
H A D | RegisterInfoEmitter.cpp | 522 printBitVectorAsHex(raw_ostream &OS, const BitVector &Bits, unsigned Width) argument
|
H A D | FixedLenDecoderEmitter.cpp | 375 BitsInit &Bits = getBitsField(*AllInstructions[Opcode]->TheDef, "Inst"); local [all...] |
/freebsd-10-stable/contrib/llvm/lib/CodeGen/ |
H A D | LiveIntervalAnalysis.cpp | 655 ArrayRef<const uint32_t*> Bits; local
|
/freebsd-10-stable/contrib/llvm/lib/Target/AArch64/Disassembler/ |
H A D | AArch64Disassembler.cpp | 618 DecodeLogicalImmOperand(llvm::MCInst &Inst, unsigned Bits, uint64_t Address, const void *Decoder) argument
|
/freebsd-10-stable/contrib/llvm/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAGBuilder.h | 153 unsigned Bits; member in struct:llvm::SelectionDAGBuilder::CaseBits
|