Lines Matching defs:SDMA1_UTCL1_INV2__INV_NFLUSH_VMID_VEC__SHIFT
3371 #define SDMA1_UTCL1_INV2__INV_NFLUSH_VMID_VEC__SHIFT 0x0