Lines Matching refs:MMMC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL__SHIFT
8366 #define MMMC_VM_L2_PERFCOUNTER5_CFG__PERF_SEL__SHIFT 0x0