Lines Matching refs:SDMA2_UTCL1_WR_STATUS__REQL2_IDLE__SHIFT

39208 #define SDMA2_UTCL1_WR_STATUS__REQL2_IDLE__SHIFT                                                              0x10