Lines Matching defs:SDMA1_UTCL1_WR_XNACK1__XNACK_VMID__SHIFT
3466 #define SDMA1_UTCL1_WR_XNACK1__XNACK_VMID__SHIFT 0x4