Lines Matching defs:SDMA1_UTCL1_RD_STATUS__ADDR_RD_RTR__SHIFT
3213 #define SDMA1_UTCL1_RD_STATUS__ADDR_RD_RTR__SHIFT 0x18