Lines Matching defs:regSMU_INTERRUPT_CONTROL_BASE_IDX
1024 #define regSMU_INTERRUPT_CONTROL_BASE_IDX 2