Lines Matching defs:regDC_GPU_TIMER_READ_CNTL_BASE_IDX
892 #define regDC_GPU_TIMER_READ_CNTL_BASE_IDX 2