Lines Matching defs:regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5_BASE_IDX

371 #define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5_BASE_IDX                                               2