Lines Matching defs:regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1_BASE_IDX
588 #define regDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1_BASE_IDX 2