Lines Matching refs:CM4_CM_MEM_PWR_STATUS__GAMCOR_MEM_PWR_STATE__SHIFT
24005 #define CM4_CM_MEM_PWR_STATUS__GAMCOR_MEM_PWR_STATE__SHIFT 0x0