Lines Matching refs:PSX81_PHY0_LCPLL_LCPLL_PciPllControl__LpfRes__SHIFT
31246 #define PSX81_PHY0_LCPLL_LCPLL_PciPllControl__LpfRes__SHIFT 0xc