Lines Matching refs:PSX80_PHY0_RX_RX_CTL_LANE5__rx_term_mode__SHIFT
28044 #define PSX80_PHY0_RX_RX_CTL_LANE5__rx_term_mode__SHIFT 0xb