Lines Matching refs:PSX80_PHY0_RX_RX_CTL_LANE5__rx_dfr_dis__SHIFT
28040 #define PSX80_PHY0_RX_RX_CTL_LANE5__rx_dfr_dis__SHIFT 0x0