Lines Matching refs:PSX80_PHY0_HTPLL_ROPLL_PciPllFreqMode__FullRateClkEn_MASK
29381 #define PSX80_PHY0_HTPLL_ROPLL_PciPllFreqMode__FullRateClkEn_MASK 0x1000