Lines Matching refs:D2F1_PCIE_P_PORT_LANE_STATUS__PHY_LINK_WIDTH__SHIFT
4880 #define D2F1_PCIE_P_PORT_LANE_STATUS__PHY_LINK_WIDTH__SHIFT 0x1