• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/shared/

Lines Matching refs:ntxd

96 	uint16		ntxd;		/* # tx descriptors tunable */
185 #define TXD(x) XXD((x), di->ntxd)
445 uint ntxd, uint nrxd, uint rxbufsize, int rxextheadroom, uint nrxpost, uint rxoffset,
470 ASSERT(ISPOWEROF2(ntxd));
475 if (ntxd == 0)
484 ASSERT(ntxd <= D32MAXDD);
502 DMA_TRACE(("%s: %s: %s osh %p flags 0x%x ntxd %d nrxd %d rxbufsize %d "
505 osh, di->hnddma.dmactrlflags, ntxd, nrxd,
516 di->ntxd = (uint16)ntxd;
590 ASSERT(ntxd <= D64MAXDD);
592 ASSERT(ntxd <= D64MAXDD_LARGE);
666 if ((ntxd < D64MAXDD / 2) && (nrxd < D64MAXDD / 2)) {
689 if (ntxd) {
690 size = ntxd * sizeof(void *);
710 /* allocate transmit descriptor ring, only need ntxd descriptors but it must be aligned */
711 if (ntxd) {
741 if (ntxd) {
742 size = ntxd * sizeof(hnddma_seg_map_t);
898 MFREE(di->osh, (void *)di->txp, (di->ntxd * sizeof(void *)));
904 MFREE(di->osh, (void *)di->txp_dmah, di->ntxd * sizeof(hnddma_seg_map_t));
1430 if (di->ntxd == 0)
1463 if (di->ntxd == 0) {
1589 di->hnddma.txavail = di->ntxd - NTXDACTIVE(di->txin, di->txout) - 1;
1794 if (di->ntxd == 0)
1808 dma32_dumpring(di, b, di->txd32, di->txin, di->txout, di->ntxd);
1853 if (di->ntxd == 0)
1873 dma64_dumpring(di, b, di->txd64, di->txin, di->txout, di->ntxd);
1919 if (di->ntxd == 0)
1923 di->hnddma.txavail = di->ntxd - 1;
1926 BZERO_SM(DISCARD_QUAL(di->txd32, void), (di->ntxd * sizeof(dma32dd_t)));
1958 if (di->ntxd == 0)
1969 if (di->ntxd == 0)
1978 return (di->ntxd == 0) || ((R_REG(di->osh, &di->d32txregs->control) & XC_SE) == XC_SE);
1986 if (di->ntxd == 0)
1999 if (di->ntxd == 0)
2050 size = (direction == DMA_TX) ? (di->ntxd * ddlen) : (di->nrxd * ddlen);
2059 DMA_ERROR(("%s: dma_alloc: DMA_ALLOC_CONSISTENT(ntxd) failed\n",
2103 if (di->ntxd == 0)
2169 if (di->ntxd == 0)
2236 if (map->nsegs > (uint)(di->ntxd - NTXDACTIVE(di->txin, di->txout) - 1))
2256 if (txout == (di->ntxd - 1))
2291 di->hnddma.txavail = di->ntxd - NTXDACTIVE(di->txin, di->txout) - 1;
2325 if (di->ntxd == 0)
2387 di->hnddma.txavail = di->ntxd - NTXDACTIVE(di->txin, di->txout) - 1;
2460 ASSERT(rot < di->ntxd);
2463 if (rot >= (di->ntxd - nactive)) {
2480 if (new == (di->ntxd - 1))
2504 di->hnddma.txavail = di->ntxd - NTXDACTIVE(di->txin, di->txout) - 1;
2519 if (di->ntxd == 0)
2523 di->hnddma.txavail = di->ntxd - 1;
2526 BZERO_SM((void *)(uintptr)di->txd64, (di->ntxd * sizeof(dma64dd_t)));
2572 if (di->ntxd == 0)
2583 if (di->ntxd == 0)
2592 return (di->ntxd == 0) ||
2601 if (di->ntxd == 0)
2614 if (di->ntxd == 0)
2668 size = (direction == DMA_TX) ? (di->ntxd * ddlen) : (di->nrxd * ddlen);
2677 DMA_ERROR(("%s: dma64_alloc: DMA_ALLOC_CONSISTENT(ntxd) failed\n",
2734 if (di->ntxd == 0)
2800 if (di->ntxd == 0)
2874 if (txout == (di->ntxd - 1))
2893 di->hnddma.txavail = di->ntxd - NTXDACTIVE(di->txin, di->txout) - 1;
2958 if (map->nsegs > (uint)(di->ntxd - NTXDACTIVE(di->txin, di->txout) - 1))
2979 if (txout == (di->ntxd - 1))
3010 if (txout == (di->ntxd - 1))
3059 di->hnddma.txavail = di->ntxd - NTXDACTIVE(di->txin, di->txout) - 1;
3092 if (di->ntxd == 0)
3168 di->hnddma.txavail = di->ntxd - NTXDACTIVE(di->txin, di->txout) - 1;
3259 ASSERT(rot < di->ntxd);
3262 if (rot >= (di->ntxd - nactive)) {
3279 if (new == (di->ntxd - 1))
3309 di->hnddma.txavail = di->ntxd - NTXDACTIVE(di->txin, di->txout) - 1;