• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/usb/serial/

Lines Matching refs:Data

519 	__u16 Data;
595 rv = mos7840_get_reg(mos7840_port, wval, wreg, &Data);
815 __u16 Data;
876 Data = 0x0;
877 status = mos7840_get_reg_sync(port, mos7840_port->SpRegOffset, &Data);
882 Data |= 0x80;
883 status = mos7840_set_reg_sync(port, mos7840_port->SpRegOffset, Data);
889 Data &= ~0x80;
890 status = mos7840_set_reg_sync(port, mos7840_port->SpRegOffset, Data);
898 Data = 0x0;
900 mos7840_get_reg_sync(port, mos7840_port->ControlRegOffset, &Data);
905 Data |= 0x08; //Driver done bit
906 Data |= 0x20; //rx_disable
907 status = mos7840_set_reg_sync(port, mos7840_port->ControlRegOffset, Data);
918 Data = 0x00;
919 status = mos7840_set_uart_reg(port, INTERRUPT_ENABLE_REGISTER, Data);
925 Data = 0x00;
926 status = mos7840_set_uart_reg(port, FIFO_CONTROL_REGISTER, Data);
932 Data = 0xcf;
933 status = mos7840_set_uart_reg(port, FIFO_CONTROL_REGISTER, Data);
939 Data = 0x03;
940 status = mos7840_set_uart_reg(port, LINE_CONTROL_REGISTER, Data);
941 mos7840_port->shadowLCR = Data;
943 Data = 0x0b;
944 status = mos7840_set_uart_reg(port, MODEM_CONTROL_REGISTER, Data);
945 mos7840_port->shadowMCR = Data;
947 Data = 0x00;
948 status = mos7840_get_uart_reg(port, LINE_CONTROL_REGISTER, &Data);
949 mos7840_port->shadowLCR = Data;
951 Data |= SERIAL_LCR_DLAB; //data latch enable in LCR 0x80
952 status = mos7840_set_uart_reg(port, LINE_CONTROL_REGISTER, Data);
954 Data = 0x0c;
956 status = mos7840_set_uart_reg(port, DIVISOR_LATCH_LSB, Data);
958 Data = 0x0;
960 status = mos7840_set_uart_reg(port, DIVISOR_LATCH_MSB, Data);
962 Data = 0x00;
964 status = mos7840_get_uart_reg(port, LINE_CONTROL_REGISTER, &Data);
966 Data = Data & ~SERIAL_LCR_DLAB;
968 status = mos7840_set_uart_reg(port, LINE_CONTROL_REGISTER, Data);
969 mos7840_port->shadowLCR = Data;
972 Data = 0x0;
974 status = mos7840_get_reg_sync(port, mos7840_port->SpRegOffset, &Data);
976 Data = Data | 0x0c;
978 status = mos7840_set_reg_sync(port, mos7840_port->SpRegOffset, Data);
980 Data = Data & ~0x0c;
982 status = mos7840_set_reg_sync(port, mos7840_port->SpRegOffset, Data);
984 Data = 0x0;
985 Data = 0x0c;
987 status = mos7840_set_uart_reg(port, INTERRUPT_ENABLE_REGISTER, Data);
990 Data = 0x0;
993 mos7840_get_reg_sync(port, mos7840_port->ControlRegOffset, &Data);
994 Data = Data & ~0x20;
997 mos7840_set_reg_sync(port, mos7840_port->ControlRegOffset, Data);
1000 Data = 0x0;
1003 mos7840_get_reg_sync(port, mos7840_port->ControlRegOffset, &Data);
1004 Data = Data | 0x10;
1007 mos7840_set_reg_sync(port, mos7840_port->ControlRegOffset, Data);
1196 __u16 Data;
1276 Data = 0x0;
1277 mos7840_set_uart_reg(port, MODEM_CONTROL_REGISTER, Data);
1279 Data = 0x00;
1280 mos7840_set_uart_reg(port, INTERRUPT_ENABLE_REGISTER, Data);
1443 //__u16 Data;
1450 Data = 0x00;
1452 status = mos7840_get_uart_reg(port, LINE_CONTROL_REGISTER, &Data);
1453 mos7840_port->shadowLCR = Data;
1454 dbg("mos7840_write: LINE_CONTROL_REGISTER is %x\n", Data);
1458 //Data = 0x03;
1459 //status = mos7840_set_uart_reg(port,LINE_CONTROL_REGISTER,Data);
1460 //mos7840_port->shadowLCR=Data;//Need to add later
1462 Data |= SERIAL_LCR_DLAB; //data latch enable in LCR 0x80
1464 status = mos7840_set_uart_reg(port, LINE_CONTROL_REGISTER, Data);
1466 //Data = 0x0c;
1467 //status = mos7840_set_uart_reg(port,DIVISOR_LATCH_LSB,Data);
1468 Data = 0x00;
1470 status = mos7840_get_uart_reg(port, DIVISOR_LATCH_LSB, &Data);
1471 dbg("mos7840_write:DLL value is %x\n", Data);
1473 Data = 0x0;
1475 status = mos7840_get_uart_reg(port, DIVISOR_LATCH_MSB, &Data);
1476 dbg("mos7840_write:DLM value is %x\n", Data);
1478 Data = Data & ~SERIAL_LCR_DLAB;
1482 status = mos7840_set_uart_reg(port, LINE_CONTROL_REGISTER, Data);
1837 __u16 Data;
1868 Data = 0x2b;
1869 mos7840_port->shadowMCR = Data;
1871 mos7840_set_uart_reg(port, MODEM_CONTROL_REGISTER, Data);
1882 Data = 0xb;
1883 mos7840_port->shadowMCR = Data;
1885 mos7840_set_uart_reg(port, MODEM_CONTROL_REGISTER, Data);
1897 Data = 0x0;
1904 &Data);
1909 Data = (Data & 0x8f) | clk_sel_val;
1912 mos7840_set_reg_sync(port, mos7840_port->SpRegOffset, Data);
1925 Data = mos7840_port->shadowLCR | SERIAL_LCR_DLAB;
1926 mos7840_port->shadowLCR = Data;
1927 mos7840_set_uart_reg(port, LINE_CONTROL_REGISTER, Data);
1930 Data = (unsigned char)(divisor & 0xff);
1931 dbg("set_serial_baud Value to write DLL is %x\n", Data);
1932 mos7840_set_uart_reg(port, DIVISOR_LATCH_LSB, Data);
1934 Data = (unsigned char)((divisor & 0xff00) >> 8);
1935 dbg("set_serial_baud Value to write DLM is %x\n", Data);
1936 mos7840_set_uart_reg(port, DIVISOR_LATCH_MSB, Data);
1939 Data = mos7840_port->shadowLCR & ~SERIAL_LCR_DLAB;
1940 mos7840_port->shadowLCR = Data;
1941 mos7840_set_uart_reg(port, LINE_CONTROL_REGISTER, Data);
1965 __u16 Data;
2064 Data = 0x00;
2065 mos7840_set_uart_reg(port, INTERRUPT_ENABLE_REGISTER, Data);
2067 Data = 0x00;
2068 mos7840_set_uart_reg(port, FIFO_CONTROL_REGISTER, Data);
2070 Data = 0xcf;
2071 mos7840_set_uart_reg(port, FIFO_CONTROL_REGISTER, Data);
2074 Data = mos7840_port->shadowLCR;
2076 mos7840_set_uart_reg(port, LINE_CONTROL_REGISTER, Data);
2078 Data = 0x00b;
2079 mos7840_port->shadowMCR = Data;
2080 mos7840_set_uart_reg(port, MODEM_CONTROL_REGISTER, Data);
2081 Data = 0x00b;
2082 mos7840_set_uart_reg(port, MODEM_CONTROL_REGISTER, Data);
2098 Data = mos7840_port->shadowMCR;
2099 mos7840_set_uart_reg(port, MODEM_CONTROL_REGISTER, Data);
2114 Data = 0x0c;
2115 mos7840_set_uart_reg(port, INTERRUPT_ENABLE_REGISTER, Data);
2290 __u16 Data;
2339 Data = mos7840_port->shadowMCR;
2341 status = mos7840_set_uart_reg(port, MODEM_CONTROL_REGISTER, Data);
2598 __u16 Data;
2667 mos7840_port->ControlRegOffset, &Data);
2673 Data, status);
2674 Data |= 0x08; //setting driver done bit
2675 Data |= 0x04; //sp1_bit to have cts change reflect in modem status reg
2677 //Data |= 0x20; //rx_disable bit
2681 mos7840_port->ControlRegOffset, Data);
2690 Data = 0x01;
2695 0), Data);
2702 Data = 0x05;
2707 1), Data);
2714 Data = 0x24;
2719 2), Data);
2727 Data = 0x0;
2731 CLK_START_VALUE_REGISTER, Data);
2738 Data = 0x20;
2741 Data);
2751 Data = 0x00;
2754 Data);
2767 Data = 0xff;
2774 Data);
2786 Data = 0xff;
2793 0x1), Data);
2816 Data = 0x0f;
2817 status = mos7840_set_reg_sync(serial->port[0], ZLP_REG5, Data);