• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /netgear-WNDR4500v2-V1.0.0.60_1.0.38/src/linux/linux-2.6/drivers/media/dvb/frontends/

Lines Matching refs:s5h1420_readreg

73 static u8 s5h1420_readreg (struct s5h1420_state* state, u8 reg)
97 (s5h1420_readreg(state, 0x3c) & 0xfe) | 0x02);
101 s5h1420_writereg(state, 0x3c, s5h1420_readreg(state, 0x3c) | 0x03);
105 s5h1420_writereg(state, 0x3c, s5h1420_readreg(state, 0x3c) & 0xfd);
119 (s5h1420_readreg(state, 0x3b) & 0x74) | 0x08);
124 (s5h1420_readreg(state, 0x3b) & 0x74) | 0x01);
144 val = s5h1420_readreg(state, 0x3b);
154 s5h1420_writereg(state, 0x3b, s5h1420_readreg(state, 0x3b) |
160 if (!(s5h1420_readreg(state, 0x3b) & 0x08))
185 val = s5h1420_readreg(state, 0x3b);
192 if (!(s5h1420_readreg(state, 0x3b) & 0x80))
202 if (s5h1420_readreg(state, 0x49)) {
208 length = (s5h1420_readreg(state, 0x3b) & 0x70) >> 4;
217 reply->msg[i] = s5h1420_readreg(state, 0x3d + i);
235 val = s5h1420_readreg(state, 0x3b);
236 s5h1420_writereg(state, 0x3b, (s5h1420_readreg(state, 0x3b) & 0x70) | 0x01);
240 s5h1420_writereg(state, 0x3b, s5h1420_readreg(state, 0x3b) | 0x04);
245 s5h1420_writereg(state, 0x3b, s5h1420_readreg(state, 0x3b) | 0x08);
250 if (!(s5h1420_readreg(state, 0x3b) & 0x08))
269 val = s5h1420_readreg(state, 0x14);
274 val = s5h1420_readreg(state, 0x36);
299 val = s5h1420_readreg(state, 0x32);
317 switch(s5h1420_readreg(state, 0x32) & 0x07) {
366 s5h1420_writereg(state, 0x1f, s5h1420_readreg(state, 0x1f) | 0x01);
369 s5h1420_writereg(state, 0x05, s5h1420_readreg(state, 0x05) & 0x6f);
385 *ber = (s5h1420_readreg(state, 0x48) << 8) | s5h1420_readreg(state, 0x47);
394 u8 val = s5h1420_readreg(state, 0x15);
408 *ucblocks = (s5h1420_readreg(state, 0x48) << 8) | s5h1420_readreg(state, 0x47);
431 s5h1420_writereg(state, 0x09, s5h1420_readreg(state, 0x09) & 0x7f);
435 s5h1420_writereg(state, 0x09, s5h1420_readreg(state, 0x09) | 0x80);
443 if (s5h1420_readreg(state, 0x05) & 0x2)
446 s5h1420_writereg(state, 0x06, s5h1420_readreg(state, 0x06) | 0x08);
447 val = s5h1420_readreg(state, 0x11) << 16;
448 val |= s5h1420_readreg(state, 0x12) << 8;
449 val |= s5h1420_readreg(state, 0x13);
450 s5h1420_writereg(state, 0x06, s5h1420_readreg(state, 0x06) & 0xf7);
466 s5h1420_writereg(state, 0x09, s5h1420_readreg(state, 0x09) & 0xbf);
470 s5h1420_writereg(state, 0x09, s5h1420_readreg(state, 0x09) | 0x40);
477 s5h1420_writereg(state, 0x06, s5h1420_readreg(state, 0x06) | 0x08);
478 val = s5h1420_readreg(state, 0x0e) << 16;
479 val |= s5h1420_readreg(state, 0x0f) << 8;
480 val |= s5h1420_readreg(state, 0x10);
481 s5h1420_writereg(state, 0x06, s5h1420_readreg(state, 0x06) & 0xf7);
547 switch(s5h1420_readreg(state, 0x32) & 0x07) {
572 if (s5h1420_readreg(state, 0x32) & 0x08)
649 s5h1420_writereg(state, 0x05, s5h1420_readreg(state, 0x05) | 1);
719 return s5h1420_writereg (state, 0x02, s5h1420_readreg(state,0x02) | 1);
721 return s5h1420_writereg (state, 0x02, s5h1420_readreg(state,0x02) & 0xfe);
773 identity = s5h1420_readreg(state, 0x00);