• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/sound/drivers/

Lines Matching refs:base

76 static int base[SNDRV_CARDS] = {[0 ... (SNDRV_CARDS - 1)] = 115200}; /* baud base */
94 module_param_array(base, int, NULL, 0444);
95 MODULE_PARM_DESC(base, "Base for divisor in bauds.");
132 unsigned long base;
196 outb(uart->tx_buff[buff_out], uart->base + UART_TX);
218 while ((status = inb(uart->base + UART_LSR)) & UART_LSR_DR) {
220 c = inb(uart->base + UART_RX);
245 uart->rmidi->name, uart->base);
259 status = inb(uart->base + UART_MSR);
263 status = inb(uart->base + UART_MSR);
306 inb(uart->base + UART_IIR);
332 unsigned long io_base = uart->base;
392 ,uart->base + UART_FCR); /* FIFO Control Register */
394 if ((inb(uart->base + UART_IIR) & 0xf0) == 0xc0)
397 uart->old_line_ctrl_reg = inb(uart->base + UART_LCR);
399 ,uart->base + UART_LCR); /* Line Control Register */
400 uart->old_divisor_lsb = inb(uart->base + UART_DLL);
401 uart->old_divisor_msb = inb(uart->base + UART_DLM);
404 ,uart->base + UART_DLL); /* Divisor Latch Low */
406 ,uart->base + UART_DLM); /* Divisor Latch High */
414 ,uart->base + UART_LCR); /* Line Control Register */
423 ,uart->base + UART_MCR); /* Modem Control Register */
430 uart->base + UART_MCR);
436 uart->base + UART_MCR);
458 outb(byte, uart->base + UART_IER); /* Interupt enable Register */
460 inb(uart->base + UART_LSR); /* Clear any pre-existing overrun indication */
461 inb(uart->base + UART_IIR); /* Clear any pre-existing transmit interrupt */
462 inb(uart->base + UART_RX); /* Clear any pre-existing receive interrupt */
476 ,uart->base + UART_IER); /* Interupt enable Register */
483 ,uart->base + UART_MCR); /* Modem Control Register */
490 uart->base + UART_MCR);
496 uart->base + UART_MCR);
500 inb(uart->base + UART_IIR); /* Clear any outstanding interrupts */
505 ,uart->base + UART_LCR); /* Line Control Register */
507 ,uart->base + UART_DLL); /* Divisor Latch Low */
509 ,uart->base + UART_DLM); /* Divisor Latch High */
512 ,uart->base + UART_LCR); /* Line Control Register */
620 && (inb(uart->base + UART_MSR) & UART_MSR_CTS)))) { /* CTS? */
623 if ((inb(uart->base + UART_LSR) & UART_LSR_THRE) != 0) {
626 outb(midi_byte, uart->base + UART_TX);
630 outb(midi_byte, uart->base + UART_TX);
640 uart->rmidi->name, uart->base);
788 unsigned int base,
806 uart->base = iobase;
823 uart->divisor = base / speed;
824 uart->speed = base / (unsigned int)uart->divisor;
825 uart->speed_base = base;
846 outb(UART_MCR_RTS | (0&UART_MCR_DTR), uart->base + UART_MCR);
851 outb(UART_MCR_RTS | UART_MCR_DTR, uart->base + UART_MCR);
950 base[dev],
962 uart->base,