• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/drivers/net/

Lines Matching defs:writereg

439 writereg(struct net_device *dev, u16 regno, u16 value)
467 writereg(dev, PP_EECMD, (off + i) | EEPROM_READ_CMD);
913 writereg(dev, PP_CS8900_ISADMA, dma-5);
915 writereg(dev, PP_CS8920_ISADMA, dma);
1039 writereg(dev, PP_SelfCTL, readreg(dev, PP_SelfCTL) | POWER_ON_RESET);
1079 writereg(dev, PP_SelfCTL, selfcontrol);
1106 writereg(dev, PP_LineCTL, lp->linectl &~ AUI_ONLY);
1125 writereg(dev, PP_TestCTL, readreg(dev, PP_TestCTL) | FDX_8900);
1142 writereg(dev, PP_AutoNegCTL, lp->auto_neg_cnf & AUTO_NEG_MASK);
1171 writereg(dev, PP_LineCTL, readreg(dev, PP_LineCTL) | SERIAL_TX_ON);
1210 writereg(dev, PP_LineCTL, (lp->linectl &~ AUTO_AUI_10BASET) | AUI_ONLY);
1226 writereg(dev, PP_LineCTL, (lp->linectl &~ AUTO_AUI_10BASET) | AUI_ONLY);
1248 writereg(dev, PP_CS8900_ISAINT, i);
1250 writereg(dev, PP_CS8920_ISAINT, irq);
1278 writereg(dev, PP_BusCTL, ENABLE_IRQ | MEMORY_ON);
1285 /* writereg(dev, PP_BufCFG, GENERATE_SW_INTERRUPT); */
1292 writereg(dev, PP_BusCTL, 0); /* disable interrupts. */
1310 writereg(dev, PP_BusCTL, readreg(dev, PP_BusCTL)|ENABLE_IRQ );
1365 writereg(dev, PP_IA+i*2, dev->dev_addr[i*2] | (dev->dev_addr[i*2+1] << 8));
1368 writereg(dev, PP_BusCTL, MEMORY_ON);
1392 writereg(dev, PP_LineCTL, readreg(dev, PP_LineCTL) & ~(SERIAL_TX_ON | SERIAL_RX_ON));
1425 writereg(dev, PP_LineCTL, lp->linectl | AUTO_AUI_10BASET);
1457 writereg(dev, PP_LineCTL, readreg(dev, PP_LineCTL) | SERIAL_RX_ON | SERIAL_TX_ON);
1461 writereg(dev, PP_RxCTL, DEF_RX_ACCEPT);
1470 writereg(dev, PP_RxCFG, lp->curr_rx_cfg);
1472 writereg(dev, PP_TxCFG, TX_LOST_CRS_ENBL | TX_SQE_ERROR_ENBL | TX_OK_ENBL |
1475 writereg(dev, PP_BufCFG, READY_FOR_TX_ENBL | RX_MISS_COUNT_OVRFLOW_ENBL |
1482 writereg(dev, PP_BusCTL, ENABLE_IRQ
1726 writereg(dev, PP_RxCFG, 0);
1727 writereg(dev, PP_TxCFG, 0);
1728 writereg(dev, PP_BufCFG, 0);
1729 writereg(dev, PP_BusCTL, 0);
1780 writereg(dev, PP_RxCTL, DEF_RX_ACCEPT | lp->rx_mode);
1783 writereg(dev, PP_RxCFG, lp->curr_rx_cfg |
1808 writereg(dev, PP_IA+i*2, dev->dev_addr[i*2] | (dev->dev_addr[i*2+1] << 8));