• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /netgear-WNDR4500-V1.0.1.40_1.0.68/src/linux/linux-2.6/arch/arm/vfp/

Lines Matching defs:significand

45 	.significand	= VFP_DOUBLE_SIGNIFICAND_QNAN,
50 pr_debug("VFP: %s: sign=%d exponent=%d significand=%016llx\n",
51 str, d->sign != 0, d->exponent, d->significand);
56 int bits = 31 - fls(vd->significand >> 32);
58 bits = 63 - fls(vd->significand);
64 vd->significand <<= bits;
72 u64 significand, incr;
81 if (vd->exponent == 2047 && (vd->significand == 0 || exceptions))
87 if (vd->significand == 0) {
93 significand = vd->significand;
95 shift = 32 - fls(significand >> 32);
97 shift = 64 - fls(significand);
100 significand <<= shift;
105 vd->significand = significand;
114 significand = vfp_shiftright64jamming(significand, -exponent);
118 vd->significand = significand;
121 if (!(significand & ((1ULL << (VFP_DOUBLE_LOW_BITS + 1)) - 1)))
133 if ((significand & (1ULL << (VFP_DOUBLE_LOW_BITS + 1))) == 0)
145 if ((significand + incr) < significand) {
147 significand = (significand >> 1) | (significand & 1);
151 vd->significand = significand;
160 if (significand & ((1 << (VFP_DOUBLE_LOW_BITS + 1)) - 1))
166 significand += incr;
175 vd->significand = 0x7fffffffffffffffULL;
178 vd->significand = 0;
181 if (significand >> (VFP_DOUBLE_LOW_BITS + 1) == 0)
183 if (exponent || significand > 0x8000000000000000ULL)
188 vd->significand = significand >> 1;
236 nan->significand |= VFP_DOUBLE_SIGNIFICAND_QNAN;
318 vdd.significand = (u64)vfp_estimate_sqrt_significand(vdm.exponent, vdm.significand >> 32) << 31;
322 vdm.significand >>= 1 + (vdm.exponent & 1);
323 vdd.significand += 2 + vfp_estimate_div128to64(vdm.significand, 0, vdd.significand);
330 if ((vdd.significand & VFP_DOUBLE_LOW_BITS_MASK) <= 5) {
331 if (vdd.significand < 2) {
332 vdd.significand = ~0ULL;
335 vdm.significand <<= 2;
336 mul64to128(&termh, &terml, vdd.significand, vdd.significand);
337 sub128(&remh, &reml, vdm.significand, 0, termh, terml);
339 vdd.significand -= 1;
340 shift64left(&termh, &terml, vdd.significand);
344 vdd.significand |= (remh | reml) != 0;
347 vdd.significand = vfp_shiftright64jamming(vdd.significand, 1);
460 vsd.significand = vfp_hi64to32jamming(vdm.significand);
468 vsd.significand |= VFP_SINGLE_SIGNIFICAND_QNAN;
489 vdm.significand = (u64)m;
501 vdm.significand = vdm.sign ? -m : m;
535 d = (vdm.significand << 1) >> shift;
536 rem = vdm.significand << (65 - shift);
562 if (vdm.exponent | vdm.significand) {
614 d = (vdm.significand << 1) >> shift;
615 rem = vdm.significand << (65 - shift);
639 if (vdm.exponent | vdm.significand) {
731 if (vdn->significand & (1ULL << 63) ||
732 vdm->significand & (1ULL << 63)) {
767 m_sig = vfp_shiftright64jamming(vdm->significand, exp_diff);
773 m_sig = vdn->significand - m_sig;
782 m_sig += vdn->significand;
784 vdd->significand = m_sig;
814 if (vdn->significand || (vdm->exponent == 2047 && vdm->significand))
816 if ((vdm->exponent | vdm->significand) == 0) {
821 vdd->significand = 0;
829 if ((vdm->exponent | vdm->significand) == 0) {
831 vdd->significand = 0;
841 vdd->significand = vfp_hi64multiply64(vdn->significand, vdm->significand);
857 if (vdn.exponent == 0 && vdn.significand)
861 if (vdm.exponent == 0 && vdm.significand)
922 if (vdn.exponent == 0 && vdn.significand)
926 if (vdm.exponent == 0 && vdm.significand)
942 if (vdn.exponent == 0 && vdn.significand)
946 if (vdm.exponent == 0 && vdm.significand)
964 if (vdn.exponent == 0 && vdn.significand)
968 if (vdm.exponent == 0 && vdm.significand)
985 if (vdn.exponent == 0 && vdn.significand)
989 if (vdm.exponent == 0 && vdm.significand)
1065 vdm.significand <<= 1;
1066 if (vdm.significand <= (2 * vdn.significand)) {
1067 vdn.significand >>= 1;
1070 vdd.significand = vfp_estimate_div128to64(vdn.significand, 0, vdm.significand);
1071 if ((vdd.significand & 0x1ff) <= 2) {
1073 mul64to128(&termh, &terml, vdm.significand, vdd.significand);
1074 sub128(&remh, &reml, vdn.significand, 0, termh, terml);
1076 vdd.significand -= 1;
1077 add128(&remh, &reml, remh, reml, 0, vdm.significand);
1079 vdd.significand |= (reml != 0);
1095 vdd.significand = 0;
1102 vdd.significand = 0;