• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/sound/pci/ice1712/

Lines Matching refs:ICEREG1724

202 	outl(data, ICEREG1724(ice, GPIO_DIRECTION));
203 inw(ICEREG1724(ice, GPIO_DIRECTION)); /* dummy read for pci-posting */
209 return inl(ICEREG1724(ice, GPIO_DIRECTION));
215 outw(data, ICEREG1724(ice, GPIO_WRITE_MASK));
217 outb((data >> 16) & 0xff, ICEREG1724(ice, GPIO_WRITE_MASK_22));
218 inw(ICEREG1724(ice, GPIO_WRITE_MASK)); /* dummy read for pci-posting */
225 mask = (unsigned int)inb(ICEREG1724(ice, GPIO_WRITE_MASK_22));
228 mask = (mask << 16) | inw(ICEREG1724(ice, GPIO_WRITE_MASK));
234 outw(data, ICEREG1724(ice, GPIO_DATA));
236 outb(data >> 16, ICEREG1724(ice, GPIO_DATA_22));
237 inw(ICEREG1724(ice, GPIO_DATA)); /* dummy read for pci-posting */
244 data = (unsigned int)inb(ICEREG1724(ice, GPIO_DATA_22));
247 data = (data << 16) | inw(ICEREG1724(ice, GPIO_DATA));
259 for (count = inb(ICEREG1724(ice, MPU_RXFIFO)); count > 0; --count)
260 inb(ICEREG1724(ice, MPU_DATA));
279 count = 31 - inb(ICEREG1724(ice, MPU_TXFIFO));
283 outb(buffer[i], ICEREG1724(ice, MPU_DATA));
299 count = inb(ICEREG1724(ice, MPU_RXFIFO));
303 buffer[i] = inb(ICEREG1724(ice, MPU_DATA));
311 u8 mask = inb(ICEREG1724(ice, IRQMASK));
316 outb(mask, ICEREG1724(ice, IRQMASK));
364 if (inb(ICEREG1724(ice, MPU_CTRL)) & VT1724_MPU_TX_EMPTY)
426 status = inb(ICEREG1724(ice, IRQSTAT));
432 status = inb(ICEREG1724(ice, IRQSTAT));
462 outb(status, ICEREG1724(ice, IRQSTAT));
1131 cbit = inb(ICEREG1724(ice, SPDIF_CFG));
1134 outb(disabled, ICEREG1724(ice, SPDIF_CFG));
1137 outb(cbit, ICEREG1724(ice, SPDIF_CFG));
1720 ucontrol->value.integer.value[0] = inb(ICEREG1724(ice, SPDIF_CFG)) &
1732 old = val = inb(ICEREG1724(ice, SPDIF_CFG));
1737 outb(val, ICEREG1724(ice, SPDIF_CFG));
2137 while ((inb(ICEREG1724(ice, I2C_CTRL)) & VT1724_I2C_BUSY) && t--)
2150 outb(addr, ICEREG1724(ice, I2C_BYTE_ADDR));
2151 outb(dev & ~VT1724_I2C_WRITE, ICEREG1724(ice, I2C_DEV_ADDR));
2153 val = inb(ICEREG1724(ice, I2C_DATA));
2169 outb(addr, ICEREG1724(ice, I2C_BYTE_ADDR));
2170 outb(data, ICEREG1724(ice, I2C_DATA));
2171 outb(dev | VT1724_I2C_WRITE, ICEREG1724(ice, I2C_DEV_ADDR));
2185 if ((inb(ICEREG1724(ice, I2C_CTRL)) & VT1724_I2C_EEPROM) != 0)
2260 outb(VT1724_RESET , ICEREG1724(ice, CONTROL));
2261 inb(ICEREG1724(ice, CONTROL)); /* pci posting flush */
2263 outb(0, ICEREG1724(ice, CONTROL));
2264 inb(ICEREG1724(ice, CONTROL)); /* pci posting flush */
2270 outb(ice->eeprom.data[ICE_EEP2_SYSCONF], ICEREG1724(ice, SYS_CFG));
2271 outb(ice->eeprom.data[ICE_EEP2_ACLINK], ICEREG1724(ice, AC97_CFG));
2272 outb(ice->eeprom.data[ICE_EEP2_I2S], ICEREG1724(ice, I2S_FEATURES));
2273 outb(ice->eeprom.data[ICE_EEP2_SPDIF], ICEREG1724(ice, SPDIF_CFG));
2281 outb(0, ICEREG1724(ice, POWERDOWN));
2284 outb(VT1724_IRQ_MPU_RX | VT1724_IRQ_MPU_TX , ICEREG1724(ice, IRQMASK));
2370 outb(0xff, ICEREG1724(ice, IRQMASK));
2627 ICEREG1724(ice, MPU_FIFO_WM));
2628 outb(0x1, ICEREG1724(ice, MPU_FIFO_WM));
2630 outb(VT1724_MPU_UART, ICEREG1724(ice, MPU_CTRL));
2672 ice->pm_saved_spdif_cfg = inb(ICEREG1724(ice, SPDIF_CFG));
2723 outb(ice->pm_saved_spdif_cfg, ICEREG1724(ice, SPDIF_CFG));