• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/staging/comedi/drivers/

Lines Matching refs:counter

22 Description: National Instruments 660x counter/timer boards
306 /* kind of ENABLE for the second counter */
807 static void ni_gpct_write_register(struct ni_gpct *counter, unsigned bits,
810 struct comedi_device *dev = counter->counter_dev->dev;
812 ni_660x_write_register(dev, counter->chip_index, bits,
816 static unsigned ni_gpct_read_register(struct ni_gpct *counter,
819 struct comedi_device *dev = counter->counter_dev->dev;
821 return ni_660x_read_register(dev, counter->chip_index,
828 *counter)
830 return priv->mite_rings[counter->chip_index][counter->counter_index];
835 struct ni_gpct *counter)
839 private(dev)->dma_configuration_soft_copies[counter->chip_index] &=
841 private(dev)->dma_configuration_soft_copies[counter->chip_index] |=
843 dma_selection_counter(counter->counter_index));
844 ni_660x_write_register(dev, counter->chip_index,
847 [counter->chip_index] |
855 struct ni_gpct *counter)
859 private(dev)->dma_configuration_soft_copies[counter->chip_index] &=
861 private(dev)->dma_configuration_soft_copies[counter->chip_index] |=
863 ni_660x_write_register(dev, counter->chip_index,
866 [counter->chip_index], DMAConfigRegister);
872 struct ni_gpct *counter,
879 BUG_ON(counter->mite_chan);
882 counter));
886 "failed to reserve mite dma channel for counter.");
890 ni_tio_set_mite_channel(counter, mite_chan);
891 ni_660x_set_dma_channel(dev, mite_chan->channel, counter);
897 struct ni_gpct *counter)
902 if (counter->mite_chan) {
903 struct mite_channel *mite_chan = counter->mite_chan;
905 ni_660x_unset_dma_channel(dev, mite_chan->channel, counter);
906 ni_tio_set_mite_channel(counter, NULL);
916 struct ni_gpct *counter = subdev_to_counter(s);
919 retval = ni_660x_request_mite_channel(dev, counter, COMEDI_INPUT);
922 "no dma channel available for use by counter");
925 ni_tio_acknowledge_and_confirm(counter, NULL, NULL, NULL, NULL);
926 retval = ni_tio_cmd(counter, s->async);
934 struct ni_gpct *counter = subdev_to_counter(s);
936 return ni_tio_cmdtest(counter, cmd);
941 struct ni_gpct *counter = subdev_to_counter(s);
944 retval = ni_tio_cancel(counter);
945 ni_660x_release_mite_channel(dev, counter);
1170 /* to be safe, set counterswap bits on tio chips after all the counter