• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/net/qlge/

Lines Matching refs:status

13 	unsigned int status = 0;
19 status = ql_read_mpi_reg(qdev, register_to_read, &reg_val);
20 if (status != 0)
31 int status = 0;
37 status = ql_write_mpi_reg(qdev, register_to_read, reg_val);
39 return status;
65 int status;
68 status = ql_wait_other_func_reg_rdy(qdev, XG_SERDES_ADDR / 4,
70 if (status)
77 status = ql_wait_other_func_reg_rdy(qdev, XG_SERDES_ADDR / 4,
79 if (status)
85 return status;
91 int status;
94 status = ql_wait_reg_rdy(qdev, XG_SERDES_ADDR, XG_SERDES_ADDR_RDY, 0);
95 if (status)
102 status = ql_wait_reg_rdy(qdev, XG_SERDES_ADDR, XG_SERDES_ADDR_RDY, 0);
103 if (status)
109 return status;
116 unsigned int status;
118 status = 1;
120 status = ql_read_serdes_reg(qdev, addr, direct_ptr);
122 if (status)
125 status = 1;
127 status = ql_read_other_func_serdes_reg(
130 if (status)
137 int status;
149 status = ql_read_other_func_serdes_reg(qdev,
151 if (status)
157 status = ql_read_serdes_reg(qdev,
159 if (status)
167 status = ql_read_other_func_serdes_reg(qdev,
169 if (status)
175 status = ql_read_serdes_reg(qdev,
177 if (status)
188 status = ql_read_serdes_reg(qdev, XG_SERDES_ADDR_STS, &temp);
189 if (status)
341 int status = 0;
344 status = ql_wait_other_func_reg_rdy(qdev, XGMAC_ADDR / 4,
346 if (status)
353 status = ql_wait_other_func_reg_rdy(qdev, XGMAC_ADDR / 4,
355 if (status)
361 return status;
370 int status = 0;
395 status =
398 status = ql_read_xgmac_reg(qdev, i, buf);
400 if (status)
405 return status;
410 int status = 0;
423 return status;
439 int i, status;
442 status = ql_sem_spinlock(qdev, SEM_MAC_ADDR_MASK);
443 if (status)
444 return status;
447 status = ql_get_mac_addr_reg(qdev,
449 if (status) {
459 status = ql_get_mac_addr_reg(qdev,
461 if (status) {
471 return status;
476 int status;
479 status = ql_sem_spinlock(qdev, SEM_RT_IDX_MASK);
480 if (status)
481 return status;
484 status = ql_get_routing_reg(qdev, i, &value);
485 if (status) {
495 return status;
502 int status;
505 status = ql_write_mpi_reg(qdev, RISC_124,
507 if (status)
509 status = ql_read_mpi_reg(qdev, RISC_127, buf);
510 if (status)
514 return status;
521 int i, status = 0;
523 status = ql_read_mpi_reg(qdev, offset + i, buf);
524 if (status)
525 return status;
527 return status;
581 int status;
587 status = ql_sem_spinlock(qdev, SEM_RT_IDX_MASK);
588 if (status)
589 return status;
616 return status;
703 int status;
709 status = ql_read_mpi_reg(qdev, reg, &reg_val);
712 if (!status)
739 int status;
753 status = ql_pause_mpi_risc(qdev);
754 if (status) {
756 "Failed RISC pause. Status = 0x%.08x\n", status);
915 status = ql_get_serdes_regs(qdev, mpi_coredump);
916 if (status) {
919 status);
931 status = ql_get_mpi_regs(qdev, &mpi_coredump->mpi_core_regs[0],
933 if (status)
936 status = ql_get_mpi_shadow_regs(qdev,
938 if (status)
947 status = ql_get_mpi_regs(qdev, &mpi_coredump->test_logic_regs[0],
949 if (status)
958 status = ql_get_mpi_regs(qdev, &mpi_coredump->rmii_regs[0],
960 if (status)
969 status = ql_get_mpi_regs(qdev, &mpi_coredump->fcmac1_regs[0],
971 if (status)
982 status = ql_get_mpi_regs(qdev, &mpi_coredump->fcmac2_regs[0],
984 if (status)
993 status = ql_get_mpi_regs(qdev, &mpi_coredump->fc1_mbx_regs[0],
995 if (status)
1004 status = ql_get_mpi_regs(qdev, &mpi_coredump->ide_regs[0],
1006 if (status)
1015 status = ql_get_mpi_regs(qdev, &mpi_coredump->nic1_mbx_regs[0],
1017 if (status)
1026 status = ql_get_mpi_regs(qdev, &mpi_coredump->smbus_regs[0],
1028 if (status)
1037 status = ql_get_mpi_regs(qdev, &mpi_coredump->fc2_mbx_regs[0],
1039 if (status)
1048 status = ql_get_mpi_regs(qdev, &mpi_coredump->nic2_mbx_regs[0],
1050 if (status)
1059 status = ql_get_mpi_regs(qdev, &mpi_coredump->i2c_regs[0],
1061 if (status)
1070 status = ql_get_mpi_regs(qdev, &mpi_coredump->memc_regs[0],
1072 if (status)
1081 status = ql_get_mpi_regs(qdev, &mpi_coredump->pbus_regs[0],
1083 if (status)
1092 status = ql_get_mpi_regs(qdev, &mpi_coredump->mde_regs[0],
1094 if (status)
1121 status = ql_get_cam_entries(qdev, &mpi_coredump->cam_entries[0]);
1122 if (status)
1130 status = ql_get_routing_entries(qdev,
1132 if (status)
1141 status = ql_get_ets_regs(qdev, &mpi_coredump->ets[0]);
1142 if (status)
1157 status = ql_get_routing_index_registers(qdev,
1159 if (status)
1181 status = ql_unpause_mpi_risc(qdev);
1182 if (status) {
1184 "Failed RISC unpause. Status = 0x%.08x\n", status);
1189 status = ql_hard_reset_mpi_risc(qdev);
1190 if (status) {
1192 "Failed RISC reset. Status = 0x%.08x\n", status);
1201 status = ql_dump_risc_ram_area(qdev, &mpi_coredump->code_ram[0],
1203 if (status) {
1206 status);
1216 status = ql_dump_risc_ram_area(qdev, &mpi_coredump->memc_ram[0],
1218 if (status) {
1221 status);
1226 return status;
1248 int i, status;
1297 status = ql_get_cam_entries(qdev, &mpi_coredump->cam_entries[0]);
1298 if (status)
1306 status = ql_get_routing_entries(qdev,
1308 if (status)
1317 status = ql_get_ets_regs(qdev, &mpi_coredump->ets[0]);
1318 if (status)