• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/drivers/media/common/tuners/

Lines Matching refs:Ctrl_Num

234 	u16 Ctrl_Num;	/* Control Number */
728 state->Init_Ctrl[0].Ctrl_Num = DN_IQTN_AMP_CUT ;
734 state->Init_Ctrl[1].Ctrl_Num = BB_MODE ;
740 state->Init_Ctrl[2].Ctrl_Num = BB_BUF ;
749 state->Init_Ctrl[3].Ctrl_Num = BB_BUF_OA ;
755 state->Init_Ctrl[4].Ctrl_Num = BB_ALPF_BANDSELECT ;
767 state->Init_Ctrl[5].Ctrl_Num = BB_IQSWAP ;
773 state->Init_Ctrl[6].Ctrl_Num = BB_DLPF_BANDSEL ;
782 state->Init_Ctrl[7].Ctrl_Num = RFSYN_CHP_GAIN ;
797 state->Init_Ctrl[8].Ctrl_Num = RFSYN_EN_CHP_HIGAIN ;
803 state->Init_Ctrl[9].Ctrl_Num = AGC_IF ;
818 state->Init_Ctrl[10].Ctrl_Num = AGC_RF ;
833 state->Init_Ctrl[11].Ctrl_Num = IF_DIVVAL ;
851 state->Init_Ctrl[12].Ctrl_Num = IF_VCO_BIAS ;
872 state->Init_Ctrl[13].Ctrl_Num = CHCAL_INT_MOD_IF ;
896 state->Init_Ctrl[14].Ctrl_Num = CHCAL_FRAC_MOD_IF ;
947 state->Init_Ctrl[15].Ctrl_Num = DRV_RES_SEL ;
959 state->Init_Ctrl[16].Ctrl_Num = I_DRIVER ;
968 state->Init_Ctrl[17].Ctrl_Num = EN_AAF ;
974 state->Init_Ctrl[18].Ctrl_Num = EN_3P ;
980 state->Init_Ctrl[19].Ctrl_Num = EN_AUX_3P ;
986 state->Init_Ctrl[20].Ctrl_Num = SEL_AAF_BAND ;
992 state->Init_Ctrl[21].Ctrl_Num = SEQ_ENCLK16_CLK_OUT ;
998 state->Init_Ctrl[22].Ctrl_Num = SEQ_SEL4_16B ;
1004 state->Init_Ctrl[23].Ctrl_Num = XTAL_CAPSELECT ;
1010 state->Init_Ctrl[24].Ctrl_Num = IF_SEL_DBL ;
1016 state->Init_Ctrl[25].Ctrl_Num = RFSYN_R_DIV ;
1025 state->Init_Ctrl[26].Ctrl_Num = SEQ_EXTSYNTHCALIF ;
1031 state->Init_Ctrl[27].Ctrl_Num = SEQ_EXTDCCAL ;
1037 state->Init_Ctrl[28].Ctrl_Num = AGC_EN_RSSI ;
1043 state->Init_Ctrl[29].Ctrl_Num = RFA_ENCLKRFAGC ;
1049 state->Init_Ctrl[30].Ctrl_Num = RFA_RSSI_REFH ;
1061 state->Init_Ctrl[31].Ctrl_Num = RFA_RSSI_REF ;
1073 state->Init_Ctrl[32].Ctrl_Num = RFA_RSSI_REFL ;
1085 state->Init_Ctrl[33].Ctrl_Num = RFA_FLR ;
1100 state->Init_Ctrl[34].Ctrl_Num = RFA_CEIL ;
1115 state->Init_Ctrl[35].Ctrl_Num = SEQ_EXTIQFSMPULSE ;
1121 state->Init_Ctrl[36].Ctrl_Num = OVERRIDE_1 ;
1127 state->Init_Ctrl[37].Ctrl_Num = BB_INITSTATE_DLPF_TUNE ;
1151 state->Init_Ctrl[38].Ctrl_Num = TG_R_DIV ;
1172 state->Init_Ctrl[39].Ctrl_Num = EN_CHP_LIN_B ;
1181 state->CH_Ctrl[0].Ctrl_Num = DN_POLY ;
1190 state->CH_Ctrl[1].Ctrl_Num = DN_RFGAIN ;
1199 state->CH_Ctrl[2].Ctrl_Num = DN_CAP_RFLPF ;
1229 state->CH_Ctrl[3].Ctrl_Num = DN_EN_VHFUHFBAR ;
1235 state->CH_Ctrl[4].Ctrl_Num = DN_GAIN_ADJUST ;
1247 state->CH_Ctrl[5].Ctrl_Num = DN_IQTNBUF_AMP ;
1262 state->CH_Ctrl[6].Ctrl_Num = DN_IQTNGNBFBIAS_BST ;
1268 state->CH_Ctrl[7].Ctrl_Num = RFSYN_EN_OUTMUX ;
1274 state->CH_Ctrl[8].Ctrl_Num = RFSYN_SEL_VCO_OUT ;
1280 state->CH_Ctrl[9].Ctrl_Num = RFSYN_SEL_VCO_HI ;
1286 state->CH_Ctrl[10].Ctrl_Num = RFSYN_SEL_DIVM ;
1292 state->CH_Ctrl[11].Ctrl_Num = RFSYN_RF_DIV_BIAS ;
1301 state->CH_Ctrl[12].Ctrl_Num = DN_SEL_FREQ ;
1313 state->CH_Ctrl[13].Ctrl_Num = RFSYN_VCO_BIAS ;
1334 state->CH_Ctrl[14].Ctrl_Num = CHCAL_INT_MOD_RF ;
1358 state->CH_Ctrl[15].Ctrl_Num = CHCAL_FRAC_MOD_RF ;
1415 state->CH_Ctrl[16].Ctrl_Num = RFSYN_LPF_R ;
1433 state->CH_Ctrl[17].Ctrl_Num = CHCAL_EN_INT_RF ;
1439 state->CH_Ctrl[18].Ctrl_Num = TG_LO_DIVVAL ;
1454 state->CH_Ctrl[19].Ctrl_Num = TG_LO_SELVAL ;
1466 state->CH_Ctrl[20].Ctrl_Num = TG_DIV_VAL ;
1502 state->CH_Ctrl[21].Ctrl_Num = TG_VCO_BIAS ;
1523 state->CH_Ctrl[22].Ctrl_Num = SEQ_EXTPOWERUP ;
1529 state->CH_Ctrl[23].Ctrl_Num = OVERRIDE_2 ;
1535 state->CH_Ctrl[24].Ctrl_Num = OVERRIDE_3 ;
1541 state->CH_Ctrl[25].Ctrl_Num = OVERRIDE_4 ;
1547 state->CH_Ctrl[26].Ctrl_Num = SEQ_FSM_PULSE ;
1553 state->CH_Ctrl[27].Ctrl_Num = GPIO_4B ;
1559 state->CH_Ctrl[28].Ctrl_Num = GPIO_3B ;
1565 state->CH_Ctrl[29].Ctrl_Num = GPIO_4 ;
1571 state->CH_Ctrl[30].Ctrl_Num = GPIO_3 ;
1577 state->CH_Ctrl[31].Ctrl_Num = GPIO_1B ;
1583 state->CH_Ctrl[32].Ctrl_Num = DAC_A_ENABLE ;
1589 state->CH_Ctrl[33].Ctrl_Num = DAC_B_ENABLE ;
1595 state->CH_Ctrl[34].Ctrl_Num = DAC_DIN_A ;
1616 state->CH_Ctrl[35].Ctrl_Num = DAC_DIN_B ;
1638 state->CH_Ctrl[36].Ctrl_Num = RFSYN_EN_DIV ;
1644 state->CH_Ctrl[37].Ctrl_Num = RFSYN_DIVM ;
1653 state->CH_Ctrl[38].Ctrl_Num = DN_BYPASS_AGC_I2C ;
3430 if (controlNum == state->Init_Ctrl[i].Ctrl_Num) {
3452 if (controlNum == state->CH_Ctrl[i].Ctrl_Num) {
3475 if (controlNum == state->MXL_Ctrl[i].Ctrl_Num) {
3522 if (controlNum == state->Init_Ctrl[i].Ctrl_Num) {
3534 if (controlNum == state->CH_Ctrl[i].Ctrl_Num) {
3548 if (controlNum == state->MXL_Ctrl[i].Ctrl_Num) {