• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/blackfin/mach-bf538/include/mach/

Lines Matching refs:bfin_write32

18 #define bfin_writePTR(addr, val) bfin_write32(addr, val)
29 #define bfin_write_CHIPID(val) bfin_write32(CHIPID, val)
37 #define bfin_write_SIC_IMASK0(val) bfin_write32(SIC_IMASK0, val)
39 #define bfin_write_SIC_IMASK1(val) bfin_write32(SIC_IMASK1, val)
41 #define bfin_write_SIC_IMASK(x, val) bfin_write32(SIC_IMASK0 + x * (SIC_IMASK1 - SIC_IMASK0), val)
43 #define bfin_write_SIC_ISR0(val) bfin_write32(SIC_ISR0, val)
45 #define bfin_write_SIC_ISR1(val) bfin_write32(SIC_ISR1, val)
47 #define bfin_write_SIC_ISR(x, val) bfin_write32(SIC_ISR0 + x * (SIC_ISR1 - SIC_ISR0), val)
49 #define bfin_write_SIC_IWR0(val) bfin_write32(SIC_IWR0, val)
51 #define bfin_write_SIC_IWR1(val) bfin_write32(SIC_IWR1, val)
53 #define bfin_write_SIC_IWR(x, val) bfin_write32(SIC_IWR0 + x * (SIC_IWR1 - SIC_IWR0), val)
55 #define bfin_write_SIC_IAR0(val) bfin_write32(SIC_IAR0, val)
57 #define bfin_write_SIC_IAR1(val) bfin_write32(SIC_IAR1, val)
59 #define bfin_write_SIC_IAR2(val) bfin_write32(SIC_IAR2, val)
61 #define bfin_write_SIC_IAR3(val) bfin_write32(SIC_IAR3, val)
63 #define bfin_write_SIC_IAR4(val) bfin_write32(SIC_IAR4, val)
65 #define bfin_write_SIC_IAR5(val) bfin_write32(SIC_IAR5, val)
67 #define bfin_write_SIC_IAR6(val) bfin_write32(SIC_IAR6, val)
71 #define bfin_write_WDOG_CNT(val) bfin_write32(WDOG_CNT, val)
73 #define bfin_write_WDOG_STAT(val) bfin_write32(WDOG_STAT, val)
75 #define bfin_write_RTC_STAT(val) bfin_write32(RTC_STAT, val)
83 #define bfin_write_RTC_ALARM(val) bfin_write32(RTC_ALARM, val)
197 #define bfin_write_TIMER0_COUNTER(val) bfin_write32(TIMER0_COUNTER, val)
199 #define bfin_write_TIMER0_PERIOD(val) bfin_write32(TIMER0_PERIOD, val)
201 #define bfin_write_TIMER0_WIDTH(val) bfin_write32(TIMER0_WIDTH, val)
205 #define bfin_write_TIMER1_COUNTER(val) bfin_write32(TIMER1_COUNTER, val)
207 #define bfin_write_TIMER1_PERIOD(val) bfin_write32(TIMER1_PERIOD, val)
209 #define bfin_write_TIMER1_WIDTH(val) bfin_write32(TIMER1_WIDTH, val)
213 #define bfin_write_TIMER2_COUNTER(val) bfin_write32(TIMER2_COUNTER, val)
215 #define bfin_write_TIMER2_PERIOD(val) bfin_write32(TIMER2_PERIOD, val)
217 #define bfin_write_TIMER2_WIDTH(val) bfin_write32(TIMER2_WIDTH, val)
233 #define bfin_write_SPORT0_TX(val) bfin_write32(SPORT0_TX, val)
235 #define bfin_write_SPORT0_RX(val) bfin_write32(SPORT0_RX, val)
253 #define bfin_write_SPORT0_MTCS0(val) bfin_write32(SPORT0_MTCS0, val)
255 #define bfin_write_SPORT0_MTCS1(val) bfin_write32(SPORT0_MTCS1, val)
257 #define bfin_write_SPORT0_MTCS2(val) bfin_write32(SPORT0_MTCS2, val)
259 #define bfin_write_SPORT0_MTCS3(val) bfin_write32(SPORT0_MTCS3, val)
261 #define bfin_write_SPORT0_MRCS0(val) bfin_write32(SPORT0_MRCS0, val)
263 #define bfin_write_SPORT0_MRCS1(val) bfin_write32(SPORT0_MRCS1, val)
265 #define bfin_write_SPORT0_MRCS2(val) bfin_write32(SPORT0_MRCS2, val)
267 #define bfin_write_SPORT0_MRCS3(val) bfin_write32(SPORT0_MRCS3, val)
277 #define bfin_write_SPORT1_TX(val) bfin_write32(SPORT1_TX, val)
279 #define bfin_write_SPORT1_RX(val) bfin_write32(SPORT1_RX, val)
297 #define bfin_write_SPORT1_MTCS0(val) bfin_write32(SPORT1_MTCS0, val)
299 #define bfin_write_SPORT1_MTCS1(val) bfin_write32(SPORT1_MTCS1, val)
301 #define bfin_write_SPORT1_MTCS2(val) bfin_write32(SPORT1_MTCS2, val)
303 #define bfin_write_SPORT1_MTCS3(val) bfin_write32(SPORT1_MTCS3, val)
305 #define bfin_write_SPORT1_MRCS0(val) bfin_write32(SPORT1_MRCS0, val)
307 #define bfin_write_SPORT1_MRCS1(val) bfin_write32(SPORT1_MRCS1, val)
309 #define bfin_write_SPORT1_MRCS2(val) bfin_write32(SPORT1_MRCS2, val)
311 #define bfin_write_SPORT1_MRCS3(val) bfin_write32(SPORT1_MRCS3, val)
321 #define bfin_write_SPORT2_TX(val) bfin_write32(SPORT2_TX, val)
323 #define bfin_write_SPORT2_RX(val) bfin_write32(SPORT2_RX, val)
341 #define bfin_write_SPORT2_MTCS0(val) bfin_write32(SPORT2_MTCS0, val)
343 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
345 #define bfin_write_SPORT2_MTCS2(val) bfin_write32(SPORT2_MTCS2, val)
347 #define bfin_write_SPORT2_MTCS3(val) bfin_write32(SPORT2_MTCS3, val)
349 #define bfin_write_SPORT2_MRCS0(val) bfin_write32(SPORT2_MRCS0, val)
351 #define bfin_write_SPORT2_MRCS1(val) bfin_write32(SPORT2_MRCS1, val)
353 #define bfin_write_SPORT2_MRCS2(val) bfin_write32(SPORT2_MRCS2, val)
355 #define bfin_write_SPORT2_MRCS3(val) bfin_write32(SPORT2_MRCS3, val)
365 #define bfin_write_SPORT3_TX(val) bfin_write32(SPORT3_TX, val)
367 #define bfin_write_SPORT3_RX(val) bfin_write32(SPORT3_RX, val)
385 #define bfin_write_SPORT3_MTCS0(val) bfin_write32(SPORT3_MTCS0, val)
387 #define bfin_write_SPORT3_MTCS1(val) bfin_write32(SPORT3_MTCS1, val)
389 #define bfin_write_SPORT3_MTCS2(val) bfin_write32(SPORT3_MTCS2, val)
391 #define bfin_write_SPORT3_MTCS3(val) bfin_write32(SPORT3_MTCS3, val)
393 #define bfin_write_SPORT3_MRCS0(val) bfin_write32(SPORT3_MRCS0, val)
395 #define bfin_write_SPORT3_MRCS1(val) bfin_write32(SPORT3_MRCS1, val)
397 #define bfin_write_SPORT3_MRCS2(val) bfin_write32(SPORT3_MRCS2, val)
399 #define bfin_write_SPORT3_MRCS3(val) bfin_write32(SPORT3_MRCS3, val)
479 #define bfin_write_EBIU_AMBCTL0(val) bfin_write32(EBIU_AMBCTL0, val)
481 #define bfin_write_EBIU_AMBCTL1(val) bfin_write32(EBIU_AMBCTL1, val)
483 #define bfin_write_EBIU_SDGCTL(val) bfin_write32(EBIU_SDGCTL, val)
2043 bfin_write32(SIC_IWR0, IWR_ENABLE(0));
2044 bfin_write32(SIC_IWR1, 0);
2050 bfin_write32(SIC_IWR0, iwr0);
2051 bfin_write32(SIC_IWR1, iwr1);
2068 bfin_write32(SIC_IWR0, IWR_ENABLE(0));
2069 bfin_write32(SIC_IWR1, 0);
2075 bfin_write32(SIC_IWR0, iwr0);
2076 bfin_write32(SIC_IWR1, iwr1);