• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /netgear-R7000-V1.0.7.12_1.2.5/components/opensource/linux/linux-2.6.36/arch/arm/mm/

Lines Matching refs:mcr

67 	mcr	p15, 0, r0, c1, c0, 0		@ disable caches
82 mcr p15, 0, ip, c7, c7, 0 @ invalidate I,D caches
83 mcr p15, 0, ip, c7, c10, 4 @ drain WB
85 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
90 mcr p15, 0, ip, c1, c0, 0 @ ctrl register
102 mcr p15, 0, r0, c7, c10, 4 @ Drain write buffer
107 mcr p15, 0, r2, c1, c0, 0 @ Disable I cache
108 mcr p15, 0, r0, c7, c0, 4 @ Wait for interrupt
109 mcr p15, 0, r1, c1, c0, 0 @ Restore ICache enable
132 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
159 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
162 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
166 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry
169 mcr p15, 0, r0, c7, c14, 1 @ clean and invalidate D entry
204 1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry
205 mcr p15, 0, r0, c7, c5, 1 @ invalidate I entry
209 mcr p15, 0, r0, c7, c10, 4 @ drain WB
223 1: mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
228 mcr p15, 0, r0, c7, c5, 0 @ invalidate I cache
229 mcr p15, 0, r0, c7, c10, 4 @ drain WB
253 1: mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
257 mcr p15, 0, r0, c7, c10, 4 @ drain WB
273 1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry
278 mcr p15, 0, r0, c7, c10, 4 @ drain WB
293 mcr p15, 0, r0, c7, c14, 1 @ clean+invalidate D entry
295 mcr p15, 0, r0, c7, c6, 1 @ invalidate D entry
300 mcr p15, 0, r0, c7, c10, 4 @ drain WB
340 1: mcr p15, 0, r0, c7, c10, 1 @ clean D entry
345 mcr p15, 0, r0, c7, c10, 4 @ drain WB
362 mcr p15, 0, ip, c7, c6, 0 @ invalidate D cache
368 mcr p15, 0, ip, c7, c5, 0 @ invalidate I cache
369 mcr p15, 0, ip, c7, c10, 4 @ drain WB
370 mcr p15, 0, r0, c2, c0, 0 @ load page table pointer
371 mcr p15, 0, ip, c8, c7, 0 @ invalidate I & D TLBs
386 mcr p15, 0, r0, c7, c10, 1 @ clean D entry
388 mcr p15, 0, r0, c7, c10, 4 @ drain WB
397 mcr p15, 0, r0, c7, c7 @ invalidate I,D caches on v4
398 mcr p15, 0, r0, c7, c10, 4 @ drain write buffer on v4
400 mcr p15, 0, r0, c8, c7 @ invalidate I,D TLBs on v4
406 mcr p15, 7, r0, c15, c0, 0