Lines Matching refs:mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX

55 #define mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL_BASE_IDX                                                      0