• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /macosx-10.10.1/llvmCore-3425.0.34/lib/Target/XCore/

Lines Matching defs:?A

223 getGlobalAddressWrapper(SDValue GA, const GlobalValue *GV,
227 DebugLoc dl = GA.getDebugLoc();
229 return DAG.getNode(XCoreISD::PCRelativeWrapper, dl, MVT::i32, GA);
234 if (const GlobalAlias *GA = dyn_cast<GlobalAlias>(GV))
235 GVar = dyn_cast_or_null<GlobalVariable>(GA->resolveAliasedGlobal());
239 return DAG.getNode(XCoreISD::CPRelativeWrapper, dl, MVT::i32, GA);
241 return DAG.getNode(XCoreISD::DPRelativeWrapper, dl, MVT::i32, GA);
248 SDValue GA = DAG.getTargetGlobalAddress(GV, Op.getDebugLoc(), MVT::i32);
249 return getGlobalAddressWrapper(GA, GV, DAG);
269 SDValue GA = DAG.getTargetGlobalAddress(GV, dl, MVT::i32);
273 if (const GlobalAlias *GA = dyn_cast<GlobalAlias>(GV))
274 GVar = dyn_cast_or_null<GlobalVariable>(GA->resolveAliasedGlobal());
287 SDValue base = getGlobalAddressWrapper(GA, GV, DAG);
300 const BlockAddress *BA = cast<BlockAddressSDNode>(Op)->getBlockAddress();
301 SDValue Result = DAG.getTargetBlockAddress(BA, getPointerTy());
388 if (GlobalAddressSDNode *GA = dyn_cast<GlobalAddressSDNode>(*Root)) {
389 const GlobalValue *GV = GA->getGlobal();
390 if (GA->getOffset() == 0 && GV->getAlignment() >= 4) {
941 CCValAssign &VA = ArgLocs[i];
945 switch (VA.getLocInfo()) {
949 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg);
952 Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Arg);
955 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg);
961 if (VA.isRegLoc()) {
962 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));
964 assert(VA.isMemLoc());
966 int Offset = VA.getLocMemOffset();
1115 CCValAssign &VA = ArgLocs[i];
1117 if (VA.isRegLoc()) {
1119 EVT RegVT = VA.getLocVT();
1131 RegInfo.addLiveIn(VA.getLocReg(), VReg);
1136 assert(VA.isMemLoc());
1138 unsigned ObjSize = VA.getLocVT().getSizeInBits()/8;
1141 << EVT(VA.getLocVT()).getEVTString()
1146 LRSaveSize + VA.getLocMemOffset(),
1152 InVals.push_back(DAG.getLoad(VA.getLocVT(), dl, Chain, FIN,
1246 CCValAssign &VA = RVLocs[i];
1247 assert(VA.isRegLoc() && "Can only return in registers!");
1249 Chain = DAG.getCopyToReg(Chain, dl, VA.getLocReg(),