• Home
  • History
  • Annotate
  • Raw
  • Download
  • only in /macosx-10.10.1/llvmCore-3425.0.34/lib/Target/Sparc/

Lines Matching defs:?A

110     CCValAssign &VA = RVLocs[i];
111 assert(VA.isRegLoc() && "Can only return in registers!");
113 Chain = DAG.getCopyToReg(Chain, dl, VA.getLocReg(),
169 CCValAssign &VA = ArgLocs[i];
182 if (VA.isRegLoc()) {
183 if (VA.needsCustom()) {
184 assert(VA.getLocVT() == MVT::f64);
186 MF.getRegInfo().addLiveIn(VA.getLocReg(), VRegHi);
212 MF.getRegInfo().addLiveIn(VA.getLocReg(), VReg);
214 if (VA.getLocVT() == MVT::f32)
216 else if (VA.getLocVT() != MVT::i32) {
218 DAG.getValueType(VA.getLocVT()));
219 Arg = DAG.getNode(ISD::TRUNCATE, dl, VA.getLocVT(), Arg);
225 assert(VA.isMemLoc());
227 unsigned Offset = VA.getLocMemOffset()+StackOffset;
229 if (VA.needsCustom()) {
230 assert(VA.getValVT() == MVT::f64);
237 SDValue Load = DAG.getLoad(VA.getValVT(), dl, Chain, FIPtr,
272 if (VA.getValVT() == MVT::i32 || VA.getValVT() == MVT::f32) {
273 Load = DAG.getLoad(VA.getValVT(), dl, Chain, FIPtr,
279 unsigned Offset = 4-std::max(1U, VA.getValVT().getSizeInBits()/8);
284 VA.getValVT(), false, false,0);
285 Load = DAG.getNode(ISD::TRUNCATE, dl, VA.getValVT(), Load);
411 CCValAssign &VA = ArgLocs[i];
421 switch (VA.getLocInfo()) {
425 Arg = DAG.getNode(ISD::SIGN_EXTEND, dl, VA.getLocVT(), Arg);
428 Arg = DAG.getNode(ISD::ZERO_EXTEND, dl, VA.getLocVT(), Arg);
431 Arg = DAG.getNode(ISD::ANY_EXTEND, dl, VA.getLocVT(), Arg);
434 Arg = DAG.getNode(ISD::BITCAST, dl, VA.getLocVT(), Arg);
439 assert(VA.needsCustom());
451 if (VA.needsCustom()) {
452 assert(VA.getLocVT() == MVT::f64);
454 if (VA.isMemLoc()) {
455 unsigned Offset = VA.getLocMemOffset() + StackOffset;
482 if (VA.isRegLoc()) {
483 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Hi));
499 unsigned Offset = VA.getLocMemOffset() + StackOffset;
519 if (VA.isRegLoc()) {
520 if (VA.getLocVT() != MVT::f32) {
521 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));
525 RegsToPass.push_back(std::make_pair(VA.getLocReg(), Arg));
529 assert(VA.isMemLoc());
533 SDValue PtrOff = DAG.getIntPtrConstant(VA.getLocMemOffset()+StackOffset);
890 SDValue GA = DAG.getTargetGlobalAddress(GV, dl, MVT::i32);
891 SDValue Hi = DAG.getNode(SPISD::Hi, dl, MVT::i32, GA);
892 SDValue Lo = DAG.getNode(SPISD::Lo, dl, MVT::i32, GA);
1275 SparcTargetLowering::isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const {