Lines Matching refs:SRE_SUVD_CGC_GATE__SCM_HEVC__SHIFT
1119 #define SRE_SUVD_CGC_GATE__SCM_HEVC__SHIFT 0xa