Lines Matching refs:MMEA0_ADDRNORM_BASE_ADDR0__INTLV_NUM_CHAN__SHIFT
3205 #define MMEA0_ADDRNORM_BASE_ADDR0__INTLV_NUM_CHAN__SHIFT 0x4