Lines Matching refs:MMEA1_ADDRNORM_BASE_ADDR0__INTLV_NUM_CHAN__SHIFT
5670 #define MMEA1_ADDRNORM_BASE_ADDR0__INTLV_NUM_CHAN__SHIFT 0x4