Lines Matching refs:SPI_GDBG_TRAP_CONFIG__ME_SEL__SHIFT
12328 #define SPI_GDBG_TRAP_CONFIG__ME_SEL__SHIFT 0x0