Lines Matching refs:CP_DMA_WATCH2_CNTL__RSVD1__SHIFT
16875 #define CP_DMA_WATCH2_CNTL__RSVD1__SHIFT 0x4