Lines Matching refs:UCM_REG_INT_STS_WR_1_IS_GRC_UNDER_ERR0_E5
82335 #define UCM_REG_INT_STS_WR_1_IS_GRC_UNDER_ERR0_E5 (0x1<<12) // Read from empty GRC input buffer bits [31:0].