Lines Matching refs:PHY_NW_IP_REG_PHY0_OVR_LN2_RESERVEDREGISTER502_F480_K2_E5_SHIFT
13770 #define PHY_NW_IP_REG_PHY0_OVR_LN2_RESERVEDREGISTER502_F480_K2_E5_SHIFT 0