Lines Matching refs:PCIEIP_REG_REG_VF_MSIX_TBL_BIR_OFF_BB
5193 #define PCIEIP_REG_REG_VF_MSIX_TBL_BIR_OFF_BB 0x000614UL //Access:RW DataWidth:0x20 // Multi Field Register.