Lines Matching refs:PCIEIP_REG_PCIEEP_COR_ERR_MSK_CHLOM_E5_SHIFT
1792 #define PCIEIP_REG_PCIEEP_COR_ERR_MSK_CHLOM_E5_SHIFT 15