Lines Matching refs:PCIEIP_REG_LINK_CAPABILITY_MAX_LINK_SPEED_BB_SHIFT

1265   #define PCIEIP_REG_LINK_CAPABILITY_MAX_LINK_SPEED_BB_SHIFT                                                 0