Lines Matching refs:PCIEIP_REG_DL_DBG_4_BB
7952 #define PCIEIP_REG_DL_DBG_4_BB 0x001410UL //Access:R DataWidth:0x20 // DL debug signals.