Lines Matching refs:PCIEIP_REG_ATE_TLP_CTL_TRX_REG_DATA_MISMATCH_BB_SHIFT

7910   #define PCIEIP_REG_ATE_TLP_CTL_TRX_REG_DATA_MISMATCH_BB_SHIFT                                              17